

**DESCRIPTION**

The LX1681/1682 are monolithic, pulse-width modulator controller ICs. They are designed to implement a flexible, low cost buck (step-down) regulator supply with minimal external components.

The LX1681 is a non-synchronous controller; the LX1682 has a synchronous driver for higher efficiency.

The output voltage is adjustable by means of a resistor divider to set the voltage between 1.25V and 4.5V.

Short-circuit current limiting can be implemented without expensive current sense resistors. Current is sensed using the voltage drop across the  $R_{DS(ON)}$  of the MOSFET — sensing is delayed for 1 $\mu$ s to eliminate MOSFET ringing errors.

Hiccup-mode fault protection reduces average power to the power elements during short-circuit conditions.

Switching frequency is fixed at 200kHz for optimal cost and space.

Under-voltage lockout and soft-start for optimal start-up performance. Pulling the soft-start pin to ground can disable the LX1681/82.

Small 8-pin SOIC packaging reduces board space. Optimized for 5V-to-3.3V or 5V-to-2.5V conversion, the LX1681/82 can also be used for converting 12V to 5V, 3.3V or other voltages with high efficiency, eliminating the need for bulky heat sinks.


**KEY FEATURES**

- Fixed 200kHz Switching Frequency
- Constant Frequency Voltage-Mode Control Requires NO External Compensation
- Hiccup-Mode Over-Current Protection
- High Efficiency
- Output Voltage Set By Resistor Divider
- Under-Voltage Lockout
- Soft-Start And Enable
- Synchronous Rectification (LX1682)
- Non-Synchronous Rectification (LX1681)
- Small, 8-pin Surface Mount Package


**APPLICATIONS**

- 5V to 3.3V Or Less Buck Regulators
- FPGA Supplies
- Microprocessor Chipset Supplies (e.g. Camino, Whitney, etc.)
- Rambus<sup>®</sup> RIMM<sup>™</sup> Supplies
- Hard Disk Drives
- Computer Add-on Cards

**IMPORTANT:** For the most current data, consult MICROSEMI's website: <http://www.microsemi.com>

**PRODUCT HIGHLIGHT**


LX1681 Non-Synchronous Controller



LX1682 Synchronous Controller

**PACKAGE ORDER INFO**


$T_A$ (°C)	OUTPUT	<b>DM</b> Plastic SOIC 8-PIN RoHS Compliant / Pb-free Transition D/C: 0440
0 to 70	Non-Synchronous	<b>LX1681CDM</b>
	Synchronous	<b>LX1682CDM</b>

Note: Available in Tape & Reel. Append the letters "TR" to the part number. (i.e. LX1681CDM-TR)


**ABSOLUTE MAXIMUM RATINGS (NOTE 1)**

Supply Voltage ( $V_{C1}$ ).....	18V
Supply Voltage ( $V_{CC}$ ).....	7V
Output Drive Peak Current Source (500ns).....	1.0A
Output Drive Peak Current Sink (500ns).....	1.0A
Input Voltage (SS/ENABLE Pin).....	-0.3 to 6V
Operating Junction Temperature.....	150°C
Storage Temperature.....	-65°C to +150°C
RoHS / Pb-free Peak Package Solder Reflow Temp (40 second max. exposure).....	260°C (+0, -5)

Note: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of specified terminal.

**PACKAGE PIN OUT**


**LX1681**  
DM PACKAGE  
(Top View)



**LX1682**  
DM PACKAGE  
(Top View)

RoHS / Pb-free 100% Matte Tin Lead Finish

**THERMAL DATA**
**DM PACKAGE**

<b>THERMAL RESISTANCE-JUNCTION TO AMBIENT, <math>\theta_{JA}</math></b>	<b>165°C/W</b>
---	----------------

Junction Temperature Calculation:  $T_J = T_A + (P_D \times \theta_{JA})$ .

The  $\theta_{JA}$  numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

**FUNCTIONAL PIN DESCRIPTION**

PIN NAME	DESCRIPTION
$V_{FB}$	Voltage Feedback. A 1.25V reference is connected to a resistor divider to set desired output voltage.
SS	Soft-Start And Hiccup Capacitor Pin. During start up the voltage of this pin controls the output voltage. An internal 20k $\Omega$ resistor and the external capacitor set the time constant for soft-startup. Soft-start does not begin until the supply voltage exceeds the UVLO threshold. When over-current occurs, this capacitor is used for timing hiccup. The PWM can be disabled by pulling the SS pin below 0.3V
GND	Ground for IC.
TDRV	Gate Drive For Upper MOSFET.
BDRV	Gate Drive For Lower MOSFET.
$V_{C1}$	Separate Supply For MOSFET Gate Drive. Connect to 12V.
CS	Over-Current Set. Connect resistor between CS pin and the source of the upper MOSFET to set current-limit point.
$V_{CC}$	IC Supply Voltage (nominal 5V) And High Side Drain Sense Voltage.

**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$  except where otherwise noted. Test conditions:  $V_{CC}=5\text{V}$ ,  $V_{C1}=12\text{V}$ ,  $T=25^{\circ}\text{C}$

Parameter	Symbol	Test Conditions	LX1681/1682			Units
			Min	Typ	Max	
<b>▶ REFERENCE</b>						
Reference Voltage	$V_{FB}$	$V_{OUT}=V_{FB}$ , $T_A=25^{\circ}\text{C}$	1.237	1.25	1.262	V
		$V_{OUT}=V_{FB}$ , $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$	1.231		1.269	V
<b>▶ OSCILLATOR</b>						
Frequency	$F_{OSC}$		170	190	230	kHz
Ramp Amplitude	$V_{RAMP}$			1.25		V <sub>PP</sub>
<b>▶ ERROR AMPLIFIER</b>						
Input Resistance	$R_{IN}$	$V_{OUT}=V_{FB}$		20		k $\Omega$
<b>▶ CURRENT SENSE</b>						
Current Set	$I_{SET}$	$V_{CS} = V_{CC} - 0.4\text{V}$	40	45		$\mu\text{A}$
$V_{TRIP}$		Reference to $V_{CC}$	40	45		$\mu\text{A}$
Current Sense Delayed	$T_{CSD}$			1.1		$\mu\text{sec}$
<b>▶ OUTPUT DRIVERS</b>						
Drive Rise Time, Fall Time	$T_{RF}$	$C_L=3000\text{pF}$		50		Ns
Drive High	$V_{DH}$	$I_{SOURCE}=20\text{mA}$ , $V_{C1}=12\text{V}$	10	11		V
Drive Low	$V_{DL}$	$I_{SINK}=20\text{mA}$ , $V_{C1}=12\text{V}$		0.1	0.2	V
<b>▶ UVLO AND SOFT-START (SS)</b>						
$V_{CC5}$ Start-Up Threshold	$V_{ST}$	$V_{C1} > 4.0\text{V}$	4.0	4.25	4.5	V
Hysteresis				0.10		V
SS Resistor	$R_{SS}$			20		k $\Omega$
SS Output Enable	$V_{EN}$		0.25	0.3	0.35	V
Hiccup Duty Cycle	$DC_{HIC}$	$C_{SS} = 0.1\mu\text{F}$ , $F_{REQ}=100\text{Hz}$		10		%
<b>▶ SUPPLY CURRENT</b>						
$V_{CC12}$ Dynamic Supply Current	$I_{CD}$	Out Freq = 200kHz, $C_L=3000\text{pF}$ , Synch., $V_{SS}$ > 0.3V		24	28	mA
Static Supply Current 12CV	$I_{VC1}$	$V_{SS} < 0.3\text{V}$		5	7	mA
5V	$I_{VCC}$	$V_{SS} > 0.3\text{V}$		10	12	mA

**THEORY OF OPERATION****GENERAL DESCRIPTION**

The LX1681/82 are voltage-mode pulse-width modulation controller integrated circuits. The internal oscillator and ramp generator frequency is fixed at 200kHz. The devices have internal compensation, so that no external compensation is required.

**POWER UP and INITIALIZATION**

At power up, the LX1681/82 monitors the supply voltage to both the +5V and the +12V pins (there is no special requirement for the sequence of the two supplies). Before both supplies reach their under-voltage lock-out (UVLO) thresholds, the soft-start (SS) pin is held low to prevent soft-start from beginning; the oscillator control is disabled and the top MOSFET is kept OFF.

**SOFT-START**

Once the supplies are above the UVLO threshold, the soft-start capacitor begins to be charged up by the reference through a 20k internal resistor. The capacitor voltage at the SS pin rises as a simple RC circuit. The SS pin is connected to the amplifier's non-inverting input that controls the output voltage. The output voltage will follow the SS pin voltage if sufficient charging current is provided to the output capacitor. The simple RC soft-start allows the output to rise faster at the beginning and slower at the end of the soft-start interval. Thus, the required charging current into the output capacitor is less at the end of the soft-start interval so decreasing the possibility of an over-current. A comparator monitors the SS pin voltage and indicates the end of soft-start when SS pin voltage reaches 95% of  $V_{REF}$ .

**OVER-CURRENT PROTECTION (OCP) and HICCUP**

The LX1681/1682 family uses the  $R_{DS(ON)}$  of the upper MOSFET, together with a resistor ( $R_{SET}$ ) to set the actual current limit point. The comparator senses the current  $1\mu s$  after the top MOSFET is switched on. Experiments have shown that the MOSFET drain voltage will ring for 200-500ns after the gate is turned on. In order to reduce inaccuracies due to ringing, a  $1\mu s$  delay after gate turn-on is built into the current sense comparator. The comparator draws a current ( $I_{SET}$ ), whose magnitude is  $45\mu A$ . The set resistor is selected to set the current limit for the application. When the sensed voltage across the  $R_{DS(ON)}$  plus the set resistor exceeds the 400mV V TRIP threshold, the OCP comparator outputs a signal to reset the PWM latch and to start hiccup mode. The soft-start capacitor ( $C_{SS}$ ) is discharged slowly (10 times slower than when being charged up by  $R_{SS}$ ). When the voltage on the SS/ENABLE pin reaches a 0.3V threshold, hiccup finishes and the circuit soft-starts again. During hiccup, the top MOSFET is OFF and the bottom MOSFET remains ON. Hiccup is disabled during the soft-start interval, allowing the circuit to start up with the maximum current. If the rise speed of the output voltage is too fast, the required charging current to the output capacitor may be higher than the limit-current. In this case, the peak MOSFET current is regulated to the limit-current by the current-sense comparator. If the MOSFET current still reaches its limit after the soft-start finishes, the hiccup is triggered again. The hiccup ensures the average heat generation on both MOSFET's and the average current to be much less than that in normal operation, if the output has a short circuit. Over-current protection can also be implemented using a sense resistor, instead of using the  $R_{DS(ON)}$  of the upper MOSFET, for greater set-point accuracy. See Application Information section.

**OSCILLATOR FREQUENCY**

An internal oscillator sets the switching frequency at 200 kHz.

**APPLICATION INFORMATION**
**OUTPUT INDUCTOR**

The output inductor should be selected to meet the requirements of the output voltage ripple in steady-state operation and the inductor current slew-rate during transient. The peak-to-peak output voltage ripple is:

$$V_{\text{RIPPLE}} = \text{ESR} \times I_{\text{RIPPLE}}$$

where

$$I_{\text{RIPPLE}} = \frac{(V_{\text{IN}} - V_{\text{OUT}})}{f_{\text{SW}} \times L} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

$I_{\text{RIPPLE}}$  is the inductor ripple current,  $L$  is the output inductor value and ESR is the Effective Series Resistance of the output capacitor.

$I_{\text{RIPPLE}}$  should typically be in the range of 20% to 40% of the maximum output current. Higher inductance results in lower output voltage ripple, allowing slightly higher ESR to satisfy the transient specification. Higher inductance also slows the inductor current slew rate in response to the load-current step change,  $\Delta I$ , resulting in more output-capacitor voltage droop. The inductor-current rise and fall times are:

$$T_{\text{RISE}} = \frac{L \times \Delta I}{(V_{\text{IN}} - V_{\text{OUT}})}$$

and

$$T_{\text{FALL}} = \frac{L \times \Delta I}{V_{\text{OUT}}}$$

When using electrolytic capacitors, the capacitor voltage droop is usually negligible, due to the large capacitance.

**OUTPUT CAPACITOR**

The output capacitor is sized to meet ripple and transient performance specifications. Effective Series Resistance (ESR) is a critical parameter. When a step load current occurs, the output voltage will have a step that equals the product of the ESR and the current step,  $\Delta I$ . In an advanced microprocessor power supply, the output capacitor is usually selected for ESR instead of capacitance or RMS current capability. A capacitor that satisfies the ESR requirement usually has a larger capacitance and current capability than strictly needed. The allowed ESR can be found by:

$$\text{ESR} \times (I_{\text{RIPPLE}} + \Delta I) < V_{\text{EX}}$$

where  $I_{\text{RIPPLE}}$  is the inductor ripple current,  $\Delta I$  is the maximum load current step change, and  $V_{\text{EX}}$  is the allowed output voltage excursion in the transient.

**OUTPUT CAPACITOR (continued)**

Electrolytic capacitors can be used for the output capacitor, but are less stable with age than tantalum capacitors. As they age, their ESR degrades, reducing the system performance and increasing the risk of failure. It is recommended that multiple parallel capacitors be used, so that, as ESR increases with age, overall performance will still meet the processor's requirements.

There is frequently strong pressure to use the least expensive components possible, however, this could lead to degraded long-term reliability, especially in the case of filter capacitors. Linfinity's demonstration boards use Sanyo MV-GX filter capacitors, which are aluminum electrolytic, and have demonstrated reliability. The Oscon series from Sanyo generally provides the very best performance in terms of long term ESR stability and general reliability, but at a substantial cost penalty. The MV-GX series provides excellent ESR performance at a reasonable cost. Beware of off-brand, very low-cost filter capacitors, which have been shown to degrade in both ESR and general electrolytic characteristics over time.

**INPUT CAPACITOR**

The input capacitor and the input inductor are to filter the pulsating current generated by the buck converter to reduce interference to other circuits connected to the same 5V rail. In addition, the input capacitor provides local de-coupling the buck converter. The capacitor should be rated to handle the RMS current requirement. The RMS current is:

$$I_{\text{RMS}} = I_L \sqrt{d(1-d)}$$

where  $I_L$  is the inductor current and the  $d$  is the duty cycle. The maximum value, when  $d = 50\%$ ,  $I_{\text{RMS}} = 0.5I_L$ . For 5V input and output in the range of 2 to 3V, the required RMS current is very close to  $0.5I_L$ .

**SOFT-START CAPACITOR**

The value of the soft-start capacitor determines how fast the output voltage rises and how large the inductor current is required to charge the output capacitor. The output voltage will follow the voltage at SS pin if the required inductor current does not exceed the maximum current in the inductor. The SS pin voltage can be expressed as:

$$V_{\text{SS}} = V_{\text{SET}}(1 - e^{-t/R_{\text{SS}}C_{\text{SS}}})$$

where  $V_{\text{SET}}$  is the reference voltage.  $R_{\text{SS}}$  and  $C_{\text{SS}}$  are soft start resistor and capacitor. The required inductor current for the output capacitor to follow the SS-pin voltage equals the required capacitor current plus the load current. The soft-start capacitor should be selected so that the overall inductor current does not exceed its maximum.

**APPLICATION INFORMATION**
**SOFT-START CAPACITOR (continued)**

The capacitor current to follow the SS-pin voltage is:

$$I_{COUT} = C_{OUT} \frac{dV}{dt} = \frac{C_{OUT}}{C_{SS}} \times e^{-(t/R_{SS}C_{SS})}$$

where  $C_{OUT}$  is the output capacitance. The typical value of  $C_{SS}$  should be in the range of 0.1 to 0.2 $\mu$ F.

During the soft-start interval the load current from a micro-processor is negligible; therefore, the capacitor current is approximately the required inductor current.

**OVER-CURRENT PROTECTION**

Current limiting occurs at current level  $I_{CL}$ , when the voltage detected by the current sense comparator is greater than the current sense comparator threshold,  $V_{TRIP}$  (400mV).

$$I_{CL} \times R_{DS(ON)} + I_{SET} \times R_{SET} = V_{TRIP}$$

So,

$$R_{SET} = \frac{V_{TRIP} - I_{CL} \times R_{DS(ON)}}{I_{SET}}$$

$$R_{SET} = \frac{400mV - I_{CL} \times R_{DS(ON)}}{45\mu A}$$

*Example:*

For 10A current limit, using IRL3303 MOSFET (26m $\Omega$   $R_{DS(ON)}$ ):

$$R_{SET} = \frac{0.4 - 10 \times 0.026}{45 \times 10^{-6}} = 3.1k\Omega$$

**Current Sensing Using Sense Resistor**

The method of current sensing using the  $R_{DS(ON)}$  of the upper MOSFET is economical, but can have a large tolerance, since the  $R_{DS(ON)}$  can vary with temperature, etc. A more accurate alternative is to use an external sense resistor ( $R_{SENSE}$ ). Since one input to the current sense comparator is the supply voltage to the IC ( $V_{CC}$  - pin 8), the sense resistor could be a PCB trace (for construction details, see Application Note AN-10 or LX1668 data sheet). The over-current trip point is calculated as in the equations above, replacing  $R_{DS(ON)}$  with  $R_{SENSE}$ .

*Example:*

For 10A current limit, using a 5 $\mu$  sense resistor:

$$R_{SET} = \frac{V_{TRIP} - (I_{CL} \times R_{SENSE})}{I_{SET}}$$

$$R_{SET} = \frac{0.4 - 10 \times 0.005}{45 \times 10^{-6}} = 7.8k\Omega$$

**OUTPUT ENABLE**

The LX1681/82 FET driver outputs are driven to ground by pulling the soft-start pin below 0.3V.

**PROGRAMMING THE OUTPUT VOLTAGE**

The output voltage is sensed by the feedback pin ( $V_{FB}$ ) which has a 1.25V reference. The output voltage can be set to any voltage above 1.25V (and lower than the input voltage) by means of a resistor divider (see Product Highlight).

$$V_{OUT} = V_{REF} \left(1 + \frac{R_1}{R_2}\right)$$

*Note:* Keep  $R_1$  and  $R_2$  close to 100(order of magnitude).

**FET SELECTION**

To insure reliable operation, the operating junction temperature of the FET switches must be kept below certain limits. The Intel specification states that 115 $^{\circ}$ C maximum junction temperature should be maintained with an ambient of 50 $^{\circ}$ C. This is achieved by properly derating the part, and by adequate heat sinking. One of the most critical parameters for FET selection is the  $R_{DS(ON)}$  resistance. This parameter directly contributes to the power dissipation of the FET devices, and thus impacts heat sink design, mechanical layout, and reliability. In general, the larger the current handling capability of the FET, the lower the  $R_{DS(ON)}$  will be, since more die area is available.

This table gives selection of suitable FETs from International Rectifier.

Device	$R_{DS(ON)}$ @10V(m $\Omega$ )	$I_D$ @ $T_C=100^{\circ}C$	Max. Break- down Voltage
IRL3803	6	83	30
IRL22203N	7	71	30
IRL3103	14	40	30
IRL3102	13	56	20
IRL3303	26	24	30
IRL2703	40	17	30

All devices in TO-220 package. For surface mount devices (TO-263 / D<sub>2</sub>-Pak), add 'S' to part number, e.g. IRL3103S.

TABLE 1 - FET Selection Guide

**Heat Dissipated In Upper MOSFET**

The heat dissipated in the top MOSFET will be:

$$P_D = (I^2 \times R_{DS(ON)} \times \text{Duty Cycle}) + (0.5 \times I \times V_{IN} \times t_{SW} \times f_s)$$

Where  $t_{sw}$  is switching transition time for body diode (~100ns) and  $f_s$  is the switching frequency.

For the IRL3102 (13 $\mu$   $R_{DS(ON)}$ ), converting 5V to 2.0V at 15A will result in typical heat dissipation of 1.92W.

**APPLICATION INFORMATION**
**FET SELECTION (continued)**
**Synchronous Rectification - Lower MOSFET**

The lower pass element can be either a MOSFET or a Schottky diode. The use of a MOSFET (synchronous rectification) will result in higher efficiency, but at higher cost than using a Schottky diode (non-synchronous). Power dissipated in the bottom MOSFET will be:

$$P_D = I^2 \times R_{DS(ON)} \times [1 - \text{Duty Cycle}] = 3.51W$$

[IRL3303 or 1.76W for the IRL3102]

**Non-Synchronous Operation - Schottky Diode**


A typical Schottky diode, with a forward drop of 0.6V will dissipate  $0.6 \times 15 \times [1 - 2/5] = 5.4W$  (compared to the 1.8 to 3.5W dissipated by a MOSFET under the same conditions). This power loss becomes much more significant at lower duty cycles. The use of a dual Schottky diode in a single TO-220 package (e.g. the MBR2535) helps improve thermal dissipation.

**Operation From A Single Power Supply**

The LX1681/1682 needs a secondary supply voltage ( $V_{C1}$ ) to provide sufficient drive to the upper MOSFET. In many applications with a 5V ( $V_{CC}$ ) and a 12V ( $V_{C1}$ ) supply are present. In situations where only 5V is present,  $V_{C1}$  can be generated using a bootstrap (charge pump) circuit, as shown in Figure 4 (Typical Applications section). The capacitor ( $C_4$ ) is alternatively charged up from  $V_{CC}$  via the Schottky diode ( $D_2$ ), and then boosted up when the FET is turned on. This scheme provides a  $V_{C1}$  voltage equal to  $2 \times V_{CC} - V_{DS}(D_2)$ , or approximately 9.5V with  $V_{CC} = 5V$ . This voltage will provide sufficient gate drive to the external MOSFET in order to get a low  $R_{DS(ON)}$ . Note that using the bootstrap circuit in synchronous rectification mode is likely to result in faster turn-on than in non-synchronous mode.

**LAYOUT GUIDELINES - THERMAL DESIGN**

A great deal of time and effort were spent optimizing the thermal design of the demonstration boards. Any user who intends to implement an embedded motherboard would be well advised to carefully read and follow these guidelines. If the FET switches have been carefully selected, external heatsinking is generally not required. However, this means that copper trace on the PC board must now be used. This is a potential trouble spot; as much copper area as possible must be dedicated to heatsinking the FET switches, and the diode as well if a non-synchronous solution is used. In our VRM module, heatsink area was taken from internal ground and  $V_{CC}$  planes which were actually split and connected with VIAS to the power device tabs. The TO-220 and TO-263 cases are well suited for this application, and are the preferred packages. Remember to remove any conformal coating from all exposed PC traces which are involved in heatsinking.


**FIGURE 2 — Enabling Linear Regulator**
**General Notes**

As always, be sure to provide local capacitive decoupling close to the chip. Be sure use ground plane construction for all high-frequency work. Use low ESR capacitors where justified, but be alert for damping and ringing problems. High-frequency designs demand careful routing and layout, and may require several iterations to achieve desired performance levels.

**Power Traces**



To reduce power losses due to ohmic resistance, careful consideration should be given to the layout of traces that carry high currents. The main paths to consider are:

- Input power from 5V supply to drain of top MOSFET.
- Trace between top MOSFET and lower MOSFET or Schottky diode.
- Trace between lower MOSFET or Schottky diode and ground.
- Trace between source of top MOSFET and inductor and load.



All of these traces should be made as wide and thick as possible, in order to minimize resistance and hence power losses. It is also recommended that, whenever possible, the ground, input and output power signals should be on separate planes (PCB layers). See Figure 2 – bold traces are power traces.

**Layout Assistance**

Please contact Linfinity's Applications Engineers for assistance with any layout or component selection issues. A Gerber file with layout for the most popular devices is available upon request. Evaluation boards are also available upon request. Please check Linfinity's web site for further application notes.

**TYPICAL APPLICATION**




**BLOCK DIAGRAM**

**PHYSICAL DIMENSIONS**
**DM**
**8-Pin Plastic SOIC**


Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.83	5.00	0.190	0.197
B	3.81	3.94	0.150	0.155
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
F	-	0.77	-	0.030
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.007	0.010
K	0.13	0.25	0.005	0.010
L	4.80	5.21	0.189	0.205
M	-	8°	-	8°
P	5.79	6.20	0.228	0.244
*LC	-	0.10	-	0.004

\*Lead Coplanarity

**Note:**

- Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage.