## Advance Information Three Channel Linear LED Driver

The NUD4330 device is an integrated LED driver designed to replace discrete solutions for driving multiple LED arrays in DC high voltage applications（up to 200 V ）．

It contains three independent channels capable to drive three independent LED arrays of up to 100 mA ．The LED current setting for each of the channels is made through an external low power resistor．

It also has three enable pins that control each of the channels independently for PWM or on／off purposes．

The device is packaged in a space saving 18 pins $6 \times 5 \mathrm{~mm}$ DFN package．

## Features

－Independent PWM（On／Off）Control for Each of the Channels
－Internal Thermal Protection
－Independent LED current setting up to 100 mA for each channel
－Settable Low Quiescent Current Circuit for Battery Based Applications
－This is a Pb －Free Device
Typical Applications
－LED General Lighting
－LED Backlighting


PIN CONNECTIONS

| －－－ |  |
| :---: | :---: |
| 〕1＇ | ＇18： |
| こ2！ | 175 |
| こ3 | ＇16－ |
| こ 4 | 15： |
| こ5 | ＇14： |
| こ6 | ＇13： |
| こ7 | $12=$ |
| 〕 8 | ＇，11－ |
| 〕9 |  |

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NUD4330MNTXG | DFN18 <br> （Pb－Free） | $2500 /$ Tape \＆ <br> Reel |

$\dagger$ For information on tape and reel specifications， including part orientation and tape sizes，please refer to our Tape and Reel Packaging Specifications Brochure，BRD8011／D．

NUD4330MN


Figure 1. Block Diagram

Table 1. FUNCTIONAL PIN DESCRIPTION

| Pin | Function |  |
| :---: | :---: | :--- |
| 1 | Enable 1 | This pin is used for enable or PWM dimming control of channel 1. A positive voltage signal at this pin <br> enables channel 1. A PWM signal with greater amplitude than 2.2 V is required for dimming control. |
| 2 | Enable 2 | This pin is used for enable or PWM dimming control of channel 2. A positive voltage signal at this pin <br> enables channel 2. A PWM signal with greater amplitude than 2.2 V is required for dimming control. |
| 3 | Enable 3 | This pin is used for enable or PWM dimming control of channel 3. A positive voltage signal at this pin <br> enables channel 3. A PWM signal with greater amplitude than 2.2 V is required for dimming control. |
| 4 | CSD | This pin is the circuit shutdown delay and can be used to set the non-operational IBias to a low value. <br> See applications info for more details about this circuit. |
| 5 | Source 1 | Source terminal of the FET 1. A resistor from this pin to ground is used to set the ILimit for channel 1. |
| 6 | Source 2 | Source terminal of the FET 2. A resistor from this pin to ground is used to set the ILimit for channel 2. |
| 7 | Source 3 | Source terminal of the FET 3. A resistor from this pin to ground is used to set the ILimit for channel 3. |
| 17,18 | GND | No Connection |
| 9 | Drain 3 | Drain terminal of the FET 3, which is also the switching node of the load 3. |
| 12 | Drain 2 | Drain terminal of the FET 2, which is also the switching node of the load 2. |
| 13 | Drain 1 | Drain terminal of the FET 1, which is also the switching node of the load 1. |
| 14 | VCC | Input voltage to the LED driver. This voltage can be between 20 V and 80 V dc. |
| 15,16 | This pin is the center flag of the package. Although it does not have direct contact with the ground <br> potential, it is still recommended to ground it. |  |
| 19 |  |  |

Table 2. MAXIMUM RATINGS (Maximum ratings are those, that, if exceeded, may cause damage to the device. Electrical Characteristics are not guaranteed over this range)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Control Circuitry Input Voltage, Operating (VCC to Ground) | $\mathrm{V}_{\mathrm{CC}}$ | 20 to 80 | V |
| Drain Voltage, Operating (Drain to Ground) <br> Steady-State <br> Transient (1 ms) | $\mathrm{V}_{\mathrm{DD}}$ | 200 | V |
| Maximum Enable Voltage, Operating |  | 220 |  |
| Maximum Voltage at CSD pin | $\mathrm{V}_{\mathrm{EN}}$ | 12 | V |
| Drain Current, Peak | $\mathrm{V}_{\mathrm{CSD}}$ | 10 | V |
| Drain Current, Continuous | $\mathrm{I}_{\mathrm{Dpk}}$ | 200 | mA |
| Human Body Model (HBM) <br> Machine Model (MM) <br> According to EIA/JESD22/A114, A115 Specifications | $\mathrm{I}_{\mathrm{D}(\text { avg }}$ | 100 | mA |

Table 3. THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Non-Operating Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature, Soldering (1/8 in from case for 10 sec ) | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction-to-Air Mounted onto the Minimum Recommended Pad Mounted onto FR-4 Board, $1.0 \mathrm{in}^{2}$ Pad, 1 oz Coverage | $Q_{J A}$ | $\begin{gathered} 240 \\ 65 \end{gathered}$ | $\begin{aligned} & \circ{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{w} \end{aligned}$ |
| Thermal Resistance, Junction-to-Lead | $Q_{J L}$ | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) <br> Mounted onto the Minimum Recommended Pad Mounted onto FR-4 Board, $1.0 \mathrm{in}^{2}$ Pad, 1 oz Coverage | $P_{\text {max }}$ | $\begin{aligned} & 0.52 \\ & 1.92 \end{aligned}$ | W |

Table 4. ELECTRICAL CHARACTERISTICS (Unless otherwise noted: $T_{A}=25^{\circ} \mathrm{C}$, Rsense $=16.5 \Omega 1 \%$ )

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER FET (Each Channel) |  |  |  |  |  |
| ON Resistance $\left(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=20 \mathrm{~mA}, \mathrm{R}_{\text {sense }}=16.5 \Omega \text {, Enable }=3.3 \mathrm{~V}\right)$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | - | 20 | - | $\Omega$ |
| Zero Enable Voltage Drain Current ( $\mathrm{V}_{\mathrm{DD}}=200 \mathrm{~V}$, Enable Low) | $\mathrm{I}_{\text {DSS }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Drain-to-Source Sustaining Voltage ( $\mathrm{l}_{\mathrm{D}}=1 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {(BR) }}$ | 200 | - | - | V |
| Output Capacitance $\left(V_{D D}=40 \mathrm{~V}\right.$, Enable Low, $\mathrm{f}=1 \mathrm{kHz}$ ) |  | - | 330 | - | pF |
| $\begin{aligned} & \text { Voltage drop (Notes } 1 \text { and } 2) \\ & \left(\mathrm{I}_{\mathrm{D}}=30 \mathrm{~mA}, \mathrm{R}_{\text {sense }}=16.5 \Omega \text {, Enable }=3.3 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{V}_{\text {drop }}$ | - | - | 1.5 | V |

CURRENT REGULATION CIRCUIT (Each Channel)

| Line LED Current Regulation, ( $\mathrm{T}_{\mathrm{J}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) <br> $\left(\mathrm{V}_{\text {in }}=0.8 \mathrm{~V}_{\mathrm{DD}}\right.$ to $\mathrm{V}_{\mathrm{DD}}$ max; $\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V} ; \mathrm{R}_{\text {sense }}=16.5 \Omega$, <br> $\mathrm{V}_{\text {LEDs }}=0.8 \mathrm{~V}_{\mathrm{DD}}-2 \mathrm{~V}$; Enable $=3.3 \mathrm{~V}$ ) | $\mathrm{I}_{\text {out1 }}$ | 28.5 | 30 | 31.5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load LED Current Regulation, ( $\mathrm{T}_{\mathrm{J}}=-20$ to $85^{\circ} \mathrm{C}$ ) <br> $\left(\mathrm{V}_{\text {in }}=\right.$ rated $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{LEDs}}=0.8 \mathrm{~V}_{\text {in }}$ to $\left(\mathrm{V}_{\text {in }}-2 \mathrm{~V}\right)$, <br> $\mathrm{R}_{\text {sense }}=16.5 \Omega$; Enable $=3.3 \mathrm{~V}$ ) | $\mathrm{I}_{\text {out2 }}$ | 28.5 | 30 | 31.5 | mA |

THERMAL LIMIT

| Shutdown Junction Temperature (Notes 3 and 4) | $\mathrm{T}_{\mathrm{SD}}$ | 140 | 150 | 160 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Hysteresis (Note 4) | $\mathrm{T}_{\text {hyst }}$ | - | 10 | - | ${ }^{\circ} \mathrm{C}$ |

ENABLE CIRCUIT (Each Channel)

| Logic Level High (Unit Operational) | $\mathrm{V}_{\text {ENhigh }}$ | 2.2 | - | - | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Logic Level Low (Unit Shutdown) | $\mathrm{V}_{\text {ENlow }}$ | - | - | 1.6 | V |
| PWM Frequency | $\mathrm{f}_{\text {PWM }}$ | 100 | - | 1000 | Hz |
| Internal Pullup Resistor <br> (Connected to an Internal 9 V Source) | $\mathrm{R}_{\text {pullup }}$ | - | 600 | - | $\mathrm{k} \Omega$ |

CSD CIRCUIT

| Charging Current (Into External Capacitor) <br> $\left(\mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}\right.$, CSD Pin Grounded) | $\mathrm{I}_{\text {Charge }}$ | 9.0 | 10 | 11 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Maximum Capacitor Voltage | $\mathrm{V}_{\mathrm{Cmax}}$ | - | - | 10 | V |

TOTAL DEVICE

| Bias Current, Operational <br> (All Enables $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=40 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{BIAS} 1}$ | - | 1 | 2.5 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Bias Current, Non-Operational <br> (All Enables Low, CSD Pin Open, $\mathrm{V}_{\mathrm{CC}}=40 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{BIAS} 2}$ | - | 100 | 200 | $\mu \mathrm{~A}$ |
| Bias Current, Non-Operational <br> (All Enables Low, CSD Pin Grounded, $\mathrm{V}_{\mathrm{CC}}=40 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{BIAS} 3}$ | - | 600 | 800 | $\mu \mathrm{~A}$ |
| Minimum Operating Voltage | $\mathrm{V}_{\mathrm{CCmin}}$ | 20 | - | - | V |

## SWITCHING CHARACTERISTICS

| Propagation Delay Times <br> $\left(V_{E N}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~V}_{\text {in }}=60 \mathrm{~V}, R_{L}=1.5 \mathrm{k} \Omega, \mathrm{R}_{\text {sense }}=10 \Omega, \mathrm{CSD}\right.$ Pin Shorted $)$ <br> High to Low Propagation Delay <br> Low to High Propagation Delay | $\begin{aligned} & \mathrm{t}_{\mathrm{pHL}} \\ & \mathrm{t}_{\mathrm{PLL}} \end{aligned}$ | - | $\begin{gathered} 2960 \\ 96 \end{gathered}$ |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transition Times $\begin{aligned} & \left(\mathrm{V}_{\mathrm{EN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{Vin}=60 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.5 \mathrm{k} \Omega, \mathrm{R}_{\text {sense }}=10 \Omega, \mathrm{CSD} \text { Pin Shorted }\right) \\ & \text { Rise Time; } \\ & \text { Fall Time; } \end{aligned}$ | $\begin{aligned} & \mathrm{tr} \\ & \mathrm{tf} \end{aligned}$ | - | $\begin{gathered} 90 \\ 620 \end{gathered}$ | - | ns |

1. $\mathrm{V}_{\text {drop }}=\mathrm{V}_{\mathrm{DS}}+\mathrm{V}_{\text {Rsense }}$ (This is the minimum voltage needed across the device and $\mathrm{R}_{\text {sense }}$ for operation)
2. The max voltage drop is limited by the device's power dissipation for given conditions of ambient temperature and board copper area.
3. The typical thermal limit is set to $150^{\circ} \mathrm{C}$ so that the device shuts down when its lead temperature reaches $138^{\circ} \mathrm{C}$ for 1.0 W of power dissipation and $12^{\circ} \mathrm{C} / \mathrm{W}$ of junction-to-lead thermal resistance.
4. Guaranteed by design

## NUD4330MN



Figure 2. Switching Waveforms


Figure 3. Typical Application Circuit

TYPICAL PERFORMANCE CURVES $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)


Figure 4. Line Regulation ( $\mathrm{V}_{\mathrm{cc}}=24 \mathrm{~V}$, $R_{\text {sense }}=10 \Omega, 1 \%, V_{\text {drop }}$ Changing)


Figure 6. $\mathrm{V}_{\mathrm{Cc}}$ Regulation ( $\mathrm{V}_{\mathrm{in}}=60 \mathrm{~V}$, $\mathrm{V}_{\text {LED }} \mathrm{s}=56 \mathrm{~V}, \mathrm{R}_{\text {sense }}=10 \Omega, 1 \%$ )


Figure 5. Load Regulation ( $\mathrm{V}_{\mathrm{CC}}=\mathbf{2 4} \mathrm{V}$, $\left.R_{\text {sense }}=10 \Omega, 1 \%, V_{\text {in }}=50 \mathrm{~V}\right)$


Figure 7. $\mathrm{I}_{\mathrm{Bias}}$ vs $\mathrm{V}_{\mathrm{CC}}$ Voltage


Figure 8. PWM Performance ( $\mathrm{V}_{\mathrm{Cc}}=\mathbf{2 4} \mathrm{V}$,
$\left.R_{\text {sense }}=10 \Omega, 1 \%\right)$


Figure 9. Typical $\mathrm{ILED}^{\text {vs }} \mathrm{V}_{\text {drop_min }}$


Figure 10. PWM Waveforms $\left(V_{C C}=24 V, R_{\text {sense }}=10 \Omega, 1 \%\right)$

## APPLICATIONS INFORMATION

## Theory of Operation

This device contains three linear LED current sources. Each channel is comprised of a FET controlled by a current limit circuit that senses the voltage drop across the Rsense resistor and compares it with an internal bandgap voltage reference $(0.5 \mathrm{~V})$ to provide the current regulation.

## Current Limit Circuit

The current limit circuit contains a bandgap voltage reference of 0.5 V . Then the value of the sense resistor ( $\mathrm{R}_{\text {sense }}$ ) is calculated by simply using the ohms law formula:

$$
\begin{equation*}
\mathrm{R}_{\text {sense }}=\frac{0.5 \mathrm{~V}}{\mathrm{I}_{\mathrm{LED}}} \tag{eq.1}
\end{equation*}
$$

Each of the three channels can be set independently for $\mathrm{I}_{\text {LED }}$ using the same formula.

## CSD Circuit

The circuit shutdown delay (CSD) allows for low quiescent current when the device is in its non-operational state (all enables low). This is extremely important in particular for Li-Ion battery based applications (LapTops and portables). Figure 11 shows the equivalent circuit for CSD


Figure 11. CSD Circuit

Depending on how the CSD pin is connected, the CSD circuit can be configured for three different options:

- CSD pin open = immediate shutdown
- CSD pin grounded = No shutdown
- External capacitor $=$ Delay before shutdown

The delay capacitor is connected between CSD pin and ground and is calculated using the following formula:

$$
\begin{equation*}
\mathrm{C}_{\text {delay }}=\frac{\left(\mathrm{t}_{\text {delay }} \times 10^{\mathrm{E}-6} \mathrm{~A}\right)}{7.0 \mathrm{~V}} \tag{eq.2}
\end{equation*}
$$

Where:
$\mathrm{T}_{\text {delay }}=$ Wanted delay time (seconds)
$\mathrm{C}_{\text {delay }}=$ Delay capacitor (Farads)

## Thermal Shutdown

The temperature limit circuit senses the temperature of the junction and removes the gate drive of all FETs if the maximum level $\left(150^{\circ} \mathrm{C}\right)$ is exceeded. There is a nominal hysteresis of $10^{\circ} \mathrm{C}$ for this circuit. After a thermal shutdown, the device will automatically restart when the temperature drops to a safe level as determined by the hysteresis.

## Minimum Vdrop

There is a minimum voltage drop required to have across the drain-to-source terminals of each of the FETs and $\mathrm{R}_{\text {sense }}$ for operation. Since $\mathrm{V}_{\mathrm{drop}}=\mathrm{V}_{\mathrm{DS}}+\mathrm{V}_{\text {Rsense }}$, the minimum $\mathrm{V}_{\text {drop }}$ required will change for different $\mathrm{I}_{\text {LED }}$ currents according the following formula:

$$
\begin{equation*}
\mathrm{Vdrop}_{\min }=\left(\mathrm{I}_{\mathrm{LED}} \times \mathrm{R}_{\mathrm{DS}(\mathrm{on})}\right)+0.5 \mathrm{~V} \tag{eq.3}
\end{equation*}
$$

This will be the minimum voltage required across the drain-to-source terminals of each of the FETs and its respective Rsense for regulation.

## Maximum Vdrop

The maximum voltage drop in each of the channels will be limited by the device's max power dissipation. That is, the voltage drop across each of the internal FETs should be taken into account for the calculation of the device's total
power dissipation. The following formula is used to calculate the device's total power dissipation:

$$
\begin{gather*}
\mathrm{P}_{\mathrm{Dtotal}}=\mathrm{P}_{\mathrm{Dcontrol}}+\mathrm{P}_{\mathrm{Dch} 1}+\mathrm{P}_{\mathrm{Dch} 2}+\mathrm{P}_{\mathrm{Dch} 3}  \tag{eq.4}\\
\mathrm{P}_{\mathrm{Dtotal}}=\left(\mathrm{V}_{\mathrm{CC}} * 2.5 \mathrm{~mA}\right)+\left(\mathrm{V}_{\mathrm{DS} 1} * \mathrm{I}_{\mathrm{LED} 1}\right)  \tag{eq.5}\\
+\left(\mathrm{V}_{\mathrm{DS} 2} * \mathrm{I}_{\mathrm{LED} 2}\right)+\left(\mathrm{V}_{\mathrm{DS} 3} * \mathrm{I}_{\mathrm{LED} 3}\right) \\
\text { Where } \mathrm{V}_{\mathrm{DS}(\mathrm{n})}=\mathrm{V}_{\mathrm{DD}(\mathrm{n})}-\mathrm{V}_{\mathrm{LEDs}(\mathrm{n})}-0.5 \mathrm{~V}
\end{gather*}
$$

The resulting total power dissipation should not exceed the PD value shown on the maximum ratings table.

## Power Dissipation

Since the NUD4330 device is a linear device, power dissipation considerations should be taken into account. That is, the device's power dissipation listed on the maximum ratings table is for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. So the device's power dissipation capability will be derated for higher temperatures than $25^{\circ} \mathrm{C}$. The following formula may be used for those purposes:

$$
\begin{equation*}
T_{J}=T_{A}+R_{\theta J A} \times P_{D} \tag{eq.6}
\end{equation*}
$$

## Enable Circuit

The enable circuit can be used to enable/disable the channels or for PWM dimming purposes. The PWM frequency is recommended to be between 100 Hz and 1 kHz . Each of the enable circuits have an internal $0.6 \mathrm{M} \Omega$ pullup resistor connected to an internal 9 V voltage source. So if left open, the channel will automatically be enabled.

## PACKAGE DIMENSIONS

DFN18 6x5, 0.5P
CASE 505-01
ISSUE D


NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994
2. DIMENSIONS IN MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 |  |
| REF |  |  |
| b | 0.18 |  |
| D | 6.00 |  |

SOLDERING FOOTPRINT*


DIMENSIONS: MILLIMETERS
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

> ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canad
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

