# TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic <br> TB62719AF 

## 16ch constant current drivers and controller for full-color LED modules and panels

The TB62719AF is an LED driver which is suitable for driving full-color LED modules.

This device has built-in 8-bit PWM grayscale and each output current adjustment functions. It can turn on to 16 LEDs.

This device has a heat sink fitting side on the surface of the package.

Then, a heat sink will dissipate heat generated in the device.
In addition, this device built-in TSD (Thermal Shut Down) and output-open detection functions to protect the device.


Weight: 0.26 g (typ.)

## Features

- Output current capability and number of outputs: $90 \mathrm{~mA} \times 16$ outputs
- Recommended constant current range: 2.5 to 75 mA
- Application output voltage: 0.7 V (IOUT $=2.5$ to 90 mA$)$

$$
0.4 \mathrm{~V}(\text { IOUT }=2.5 \text { to } 40 \mathrm{~mA})
$$

- Adjustment function

1. Standard current adjustment (8-bit serial data input)

This function supports standard current adjustment using an external resistance connected to the REXT pin. 2 high-order bits: Output current can be adjusted to any one of 4 levels in the range 25 to $100 \%$. 6 low-order bits: Output current can be adjusted to any one of 64 levels in the range 40 to $100 \%$.
2. Each dot adjustment (128-bit serial data input)

This function allows adjustment of the current value for each output (dot).
: Output current can be adjusted to any one of 64 levels in the range 20 to $100 \%$.
3. All dot adjustment 1 (8-bit parallel data input)

This function allows adjustment of brightness for each LED module.
5 low-order bits: Output current can be adjusted to any one of 32 levels in the range 50 to $100 \%$.
4. All dot adjustment 2 ( 8 -bit parallel data input)

This function allows changes to the frequency of the PWM clock and allows major brightness adjustment for the display.

3 high-order bits: PWM clock frequency can be adjusted to any one of 8 levels in the range $1 / 1$ to $1 / 8$.
5. 256-grayscale PWM function (8-bit parallel data input)

This function controls the pulse width for each output, yielding 256 grayscales.
Maximum PWM clock frequency 10 MHz (for all temperature range), Minimum pulse width $2 \mu \mathrm{~s}$.

- Accuracy of bits in constant-current output levels prior to adjustment
$\pm 6.0 \%$ max (for output current of 5 mA to 75 mA )
- Protection functions

1. Thermal shutdown function (TSD)

This function monitors the rise in junction temperature.
Connect a pull-up resistor to the ALARM1 pin in order to monitor the temperature.
Step 1 When junction temperature is $120^{\circ}$ or more: Error signal is driven out from the ALARM1 pin.
Step 2 When junction temperature is $140^{\circ}$ or more: Error signal is driven out from the ALARM1 pin and all outputs are turned off.
2. Output Open Detection (OOD)

This function operates when an output pin is open.
Connect a pull-up resistor to the ALARM2 pin in order to monitor this.

- For anode-common LEDs
- Input signal voltage level: CMOS level (schmitt trigger input)
- Power supply voltage range: $\mathrm{VDD}=4.5 \mathrm{~V}$ to 5.5 V
- Maximum output pin voltage: 26 V
- Serial and parallel data transfer rate: 20 MHz (max, cascade connection)
- Operating temperature range: $\mathrm{T}_{\text {opr }}=-40$ to $85^{\circ} \mathrm{C}$
- Package: HQFP64-P-1010-0.50. A Heat sink can be fitted
- Existing product: The same pin assignment and function as TB62718AF


## Warnings

Short-circuiting an output pin to GND or to the power supply pin may destroy the device. Take care when wiring the output pins, the power supply pin and the GND pins (VSS, VSS2).

Do not apply either positive or negative voltages to the heat sink on the surface of the IC.
In addition, do not solder anything to the heat sink.

## Pin Assignment (top view) and Markings



Note: Indicates device name on the upper surface of the package. Indicates weekly code on the lower surface of the package.

Details of weekly code on lower surface:
From left,
$1^{\text {st }}$ character $=$ rightmost digit of year 3 for 2003, 4 for 2004
$2^{\text {nd }}$ and $3^{\text {rd }}$ characters = week of manufacture during year: maximum value $=52$.
$4^{\text {th }}$ characters $=$ manufacturing factory ('K' means the Kita Kyushu factory.)
$5^{\text {th }}$ to $7^{\text {th }}$ characters $=$ lot number within week
$1^{\text {st }}$ lot is A11, $2^{\text {nd }}$ lot is A1 and $3^{\text {rd }}$ lot is A.
$4^{\text {th }}$ lot is $B 11,5^{\text {th }}$ lot is $B 1$ and $6^{\text {th }}$ lot is $B$.
$64^{\text {th }}$ lot is $\mathrm{Z} 11,65^{\text {th }}$ lot is $\mathrm{Z1}$ and $66^{\text {th }}$ lot is Z .
The four characters of ' 1 ', ' $M$ ', ' $O$ ' and ' $W$ ' are not used.

## TOSHIBA

TB62719AF
Block Diagram (entire device)


## Constant Current Adjustment Range (graph)

This Graph Shows How Current May Be Adjusted to a Fraction of Its Full-Scale Value.


Note: In each case, the value input to each DAC is the value output from the previous DAC.

## Reference: Current adjustment functions

DAC1 to DAC3 are the current adjustment functions for all outputs.
The adjustment width of DAC1 is large and approximate ( $1 \mathrm{LSB} \simeq 25 \%$ ).
The adjustment width of DAC2 is the smallest and has a large error (1LSB $\simeq 0.95 \%$ ).
The adjustment width of DAC3 is small. DAC3 is a high-performance DAC with a small error (1LSB $\simeq 1.61 \%$ ).

Therefore,
It is recommended that DAC1 and DAC2 be used for adjusting the REXT resistance.
It is recommended that DAC3 be used for adjusting brightness between module.
(after it was set and it had DAC4 adjusted to the dot.)
The beginning is set in about $75 \%$ of the middle value, after that it is effective to use $\pm 25 \%$ of set width.
DAC4 is the current adjustment function for each outputs.
The adjustment width of DAC4 is small. But it is a high-performance DAC with a small error (1LSB $\simeq 1.27 \%$ ).
And also, DAC4 has a very wide setting range.
Therefore, DAC4 can be used to adjust the brightness of LEDs without a rank classification. This method allows brightness to be adjusted with a degree of accuracy of $1.27 \%$ of full scale.

Note: Assuming precise linear correlation between output current and LED brightness

## Equivalent Input and Output Circuit (resistance values are typical values.)

1. Input pins with pull-up resistor

TSENA, BLANK

3. Input terminals
(A) SI DATA, SI/PI CLK, PWMCLK
(B) $\overline{\mathrm{RESET}}$, DOE, PI/SI SEL

(A) $\operatorname{Rin}=250 \Omega$
(B) $\operatorname{Rin}=1 \mathrm{k} \Omega$

## 5. Protection circuit for monitor terminals


2. Input pins with pull-down resistor.

SI/PI LATCH, PI DATA0 to DATA7, BC/DCEN, LED TEST

4. Output terminals

PO DATA0 to DATA7, SO DATA


## 6. Constant-current output terminals



## Explanation of Pin Functions Table

| No. | Name | I/O | Function Explanation |  |
| :---: | :---: | :---: | :---: | :---: |
| 4, 45 | VSS | P | - | Logic ground pins. Be sure to use all. |
| 35, 14 | NC | - | Pull up | Unused |
| 63 | TSENA | 1 | $\begin{aligned} & \text { Pull } \\ & \text { up } \end{aligned}$ | This pin is used to reset the IC's built-in temperature monitoring circuit (TSD). Rising edge of input signal re-enables outputs which had been forced to OFF. The latched data as the setting is not reset. <br> Either in case of H - or L-level of this terminal can be operated TSD circuit. |
| $\begin{aligned} & 15,24, \\ & 25,34 \end{aligned}$ | VSS2 | P | - | Ground pin for output. Be sure to use all. |
| 13, 36 | VDD | P | - | Logic power supply input pins. Be sure to use all. |
| $\begin{aligned} & 16 \text { to } 23, \\ & 26 \text { to } 33 \end{aligned}$ | $\begin{gathered} \text { OUT } \\ 00 \text { to } 15 \end{gathered}$ | 0 | - | LED drive output pins. Connect to cathode of LED. |
| 50 | SI DATA | 1 | - | Serial data input pin. Used for input of standard current adjustment data and dot adjustment data |
| 51 | SI CLK | 1 | - | Serial data transfer clock input pin. Data is transferred at positive edge. |
| 52 | SI LATCH | 1 | Pull down | Serial data latch signal input pin. Data is held on positive edge. |
| 53 | SI SEL | I | - | Serial data selection pin. Either standard current adjustment data or dot adjustment data may be selected. |
| 62 | SO DATA | 0 | - | Serial data output pin. The output data type is selected using SI SEL. |
| 37 to 44 | PI DATA [0 to 7] | 1 | Pull down | Input pins for parallel data. Inputs for all output adjustment data and PWM data |
| 46 | PI CLK | 1 | - | Input pin for parallel data transfer clock. Data is transferred on positive edge. |
| 47 | PI LATCH | 1 | Pull down | Input pin for parallel data latch signal. Data is held on positive edge. |
| 48 | PI SEL | 1 | - | Parallel data selection pin. Either total dot adjustment data or PWM data may be selected. |
| 5 to 12 | $\begin{aligned} & \text { PO DATA } \\ & \text { [0 to 7] } \end{aligned}$ | 0 | - | Output pin for parallel data. The output data type is selected using PI SEL. |
| 49 | DOE | 1 | - | Control pin for parallel data output PO DATA. PI DATA is out on input of an H-level signal. PI DATA is set to High-impedance by input of an L-level signal. |
| 59 | BLANK | 1 | $\begin{aligned} & \text { Pull } \\ & \text { up } \\ & \hline \end{aligned}$ | PWM circuit control signal input pin. Output is turn OFF by input of an H-level signal. PWM output is initiated by input of an L-level signal accordingly to the input data. |
| 54 | PWMCLK | 1 | - | Standard clock input pin for PWM circuit. One clock cycle is equivalent to the minimum pulse width of the PWM output. |
| 55 | BCEN | 1 | Pull up | Selection signal input pin for all output adjustment functions. All output adjustment is fixed to $100 \%$ when this signal is Low. All bit adjustments become effective when it is High. It is not influent anything to all output adjustment by PWM clock. |
| 56 | DCEN | 1 | $\begin{aligned} & \text { Pull } \\ & \text { up } \end{aligned}$ | Selection signal input pin for dot adjustment function. Dot adjustment value is fixed to $100 \%$ when this signal is Low. Dot adjustment becomes effective when it is High. |
| 57 | $\overline{\text { RESET }}$ | 1 | - | Reset signal input pin. Setting and registered data are reset when it is Low. A reset also releases TSD. |
| 58 | LED TEST | 1 | Pull down | Connection confirmation signal input pin for an LED. When this signal is High, all outputs are ON. <br> This signal should normally be kept Low. |
| 60 | REXT | P | - | Connection pin of resistor for setting for the current. |
| 2 | ALARM1 | 0 | - | Open-collector monitor pin for TSD circuit. When the TSD circuit detects an abnormal temperature, this signal is turned ON. IO monitor the TSD circuit connect this pin to a pull-up resistor. ALARM1 is independent of the RESET signal. |
| 3 | ALARM2 | O | - | Open-collector monitor pin for output-open detection circuit. When an open output is detected, this signal is turned ON. |
| 1,64 | TEST [0:1] | I | - | Pins for the device testing. Connect all these pins to ground. |

Pin attributes P: power supply/ground/other, I: input pin, O: output pin
Note: It is recommended that pins with pull-up or pull-down resistors not be left open.
Ambient noise may cause malfunction of the device.

Absolute Maximum Ratings $\left(\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\right)$

| Characteristics |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | $V_{\text {DD }}$ | -0.3 to +7 | V |
| Constant-current output voltage |  | $\mathrm{V}_{\mathrm{O}}$ | -0.3 to +26 | V |
| Output current |  | IOUT | +90 | $\mathrm{mA} / \mathrm{bit}$ |
| Logic output voltage |  | $\mathrm{V}_{\text {OUT }}$ | -0.3 to +7 | V |
| Logic input voltage |  | VIN | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Total $\mathrm{V}_{\text {SS2 }}$ current (Note 1) |  | $\mathrm{IV}_{\text {SS2 }}$ | 1.44 | A |
| Power dissipation | When device mounted on PCB | $\mathrm{P}_{\mathrm{d}}$ <br> (Note 2) | 1.19 (Note 3) | W |
|  | When device mounted on PCB of any size |  | 5.0 (Note 4) |  |
| Saturation heat resistance of package | When device mounted on PCB | $\theta(\mathrm{j}-\mathrm{a})$ | 105 (Note 3) | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | When device mounted on PCB of any size | $\theta(\mathrm{j}-\mathrm{c})$ | 25 (Note 4) |  |
| Operating temperature |  | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note 1: All four $V_{S S 2}$ pins must be connected. If not, device characteristics cannot be guaranteed.
Note 2: If the operating temperature exceeds $25^{\circ} \mathrm{C}$, derate the power dissipation rating by $0.95 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
Note 3: When device mounted on PCB with dimensions $100 \times 100 \times 1.6 \mathrm{~mm}$
Note 4: When using heat sink fin which allows the device for more heat dispersion

## Recommended Operating Conditions

DC Characteristics (unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Conditions \& Terminals | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ | - | 4.5 | 5.0 | 5.5 | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | PI DATA, PI CLK, PI SEL, PI LATCH, SI DATA, SI CLK, SI SEL, SI LATCH, PWM CLK | $\begin{aligned} & 0.7 \times \\ & V_{D D} \end{aligned}$ | - | $V_{\text {DD }}$ | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | BLANK, LED TEST, TSENA, DOE, DCEN, BCEN | $\mathrm{V}_{\text {SS }}$ | - | $\begin{aligned} & 0.3 \times \\ & V_{D D} \end{aligned}$ | V |
| High-level output current | IOH | DATA PO0 to 7, SO DATA | - | - | -1 | mA |
| Low-level output current | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{ALARM} 1 / 2$ | - | - | 1 | mA |
| Constant-current output | IOUT | OUT00 to 15 | 5 | - | 80 | mA/bit |
| Output voltage | V OUT | OUT00 to 15 OFF | - | - | 26 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | ALARM1/2 OFF | - | - | 5 | V |
| Operating temperature | $\mathrm{T}_{\text {opr }}$ | - | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |

Timing Recommended Operating Conditions
(unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Condition \& Terminals | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency | $\mathrm{f}_{\text {PWM }}$ | PWM CLK, <br> Ratio of High-level: Low level = 50\%, | - | - | 10 | MHz |
|  | $\mathrm{f}_{\mathrm{PI} 1}$ | PI CLK | - | - | 15 |  |
|  | $\mathrm{f}_{\mathrm{PI} 2}$ | PI CLK, connected in cascade | - | - | 10 |  |
|  | $\mathrm{f}_{\mathrm{SI} 1}$ | SI CLK | - | - | 15 |  |
|  | $\mathrm{f}_{\mathrm{S} 12}$ | SI CLK, connected in cascade | - | - | 10 |  |
| Minimum pulse width | $\mathrm{t}_{\mathrm{wH}} / \mathrm{t}_{\mathrm{wL}}$ | PWM CLK | 30 | - | - | ns |
|  |  | PI CLK, SI CLK | 30 | - | - |  |
|  | $\mathrm{t}_{\text {wlth }} / \mathrm{t}_{\text {pltL }}$ | PI LATCH, SI LATCH | 50 | - | - |  |
|  | $\mathrm{t}_{\text {wrsth }} / \mathrm{t}_{\text {wrstL }}$ | RESET | 50 | - | - |  |
|  | $\mathrm{t}_{\text {wblkH }} / \mathrm{t}_{\text {wblkL }}$ | BLANK | 400 | - | - |  |
|  | $\mathrm{t}_{\text {wledH }} / \mathrm{t}_{\text {wledL }}$ | LED TEST | 400 | - | - |  |
| Set-up time | $\mathrm{t}_{\text {setup }}$ | PI DATA $\rightarrow$ PI CLK | 10 | - | - | ns |
|  |  | PI LATCH $\rightarrow$ PI CLK | 10 | - | - |  |
|  |  | SI DATA $\rightarrow$ SI CLK | 10 | - | - |  |
|  |  | SI LATCH $\rightarrow$ SI CLK | 10 | - | - |  |
|  |  | SI LATCH $\rightarrow$ SI CEL | 50 | - | - |  |
| Hold time | thold | PI DATA $\rightarrow$ PI CLK | 5 | - | - | ns |
|  |  | PI LATCH $\rightarrow$ PI CLK | 5 | - | - |  |
|  |  | SI DATA $\rightarrow$ SI CLK | 5 | - | - |  |
|  |  | SI LATCH $\rightarrow$ SI CLK | 5 | - | - |  |
|  |  | SI LATCH $\rightarrow$ SI CEL | 50 | - | - |  |

## Electrical Characteristics 1

(unless otherwise specified, typ.: $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=25^{\circ} \mathrm{C}$, load capacitance $=50 \mathrm{pF}$, $\mathrm{min} / \mathrm{max}: \mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=-40$ to $85^{\circ} \mathrm{C}$, load capacitance $=50 \mathrm{pF}$ )

| Characteristics | Symbol | Test Terminals | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { PO DATA } \\ & 0 \text { to } 7 \\ & \text { SO DATA } \end{aligned}$ | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & -0.5 \end{aligned}$ | - | - | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \text { PO DATA } \\ & 0 \text { to } 7 \\ & \text { SO DATA } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=+1.0 \mathrm{~mA} \\ & \text { PO DATE } 0 \text { to } 7, \text { SD DATE } \end{aligned}$ | - | - | 0.5 | V |
|  |  | ALARM1, 2 | $\mathrm{l} \mathrm{OL}=+2.5 \mathrm{~mA}$ | - | - | 0.5 |  |
| Tri-state output leakage current | Ioz | $\begin{aligned} & \text { PO DATA } \\ & 0 \text { to } 7 \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | - | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{A}$ |
| Input current | 1 |  | All pins without pull-up/pull-down resistors | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Supply current | IDD1 | $V_{D D}$ | $\begin{aligned} & \text { PI DATA = 1/2 PI CLK } \\ & \text { SI DATA = 1/2 SI CLK } \\ & \text { PI CLK = SI CLK = } 20 \mathrm{MHz} \\ & \text { PWMCLK = "L", } \\ & \text { BLANK = "H" } \\ & \mathrm{T}_{\mathrm{Opr}}=25^{\circ} \mathrm{C} \\ & \text { Settings }{ }^{1} 1 \end{aligned}$ | 4 | 13 | 23 | mA |
|  | IDD2 |  | $\begin{aligned} & \text { PI DATA = SI DATA = "L" } \\ & \text { PI CLK }=\text { SI CLK }=" L " \\ & \text { PWMCLK }=20 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{opr}}=25^{\circ} \mathrm{C} \\ & \text { Settings } * 5 \mathrm{a} \end{aligned}$ | 12 | 21 | 35 |  |
|  | IDD3 |  | PI DATA = $1 / 2 \mathrm{PI}$ CLK SI DATA = 1/2 SI CLK PI CLK = SI CLK = PWMCLK = 20 MHz Settings *5a | 20 | 32 | 47 |  |
|  |  |  | $\mathrm{T}_{\mathrm{opr}}=-40^{\circ} \mathrm{C},$ <br> Other conditions are the same as above. | - | - | 55 |  |
|  | IDD4 |  | $\begin{aligned} & \text { PI DATA = SI DATA = "L" } \\ & \text { PI CLK = SI CLK = "L" } \\ & \text { PWMCLK = } 20 \text { MHz } \\ & \text { Topr }^{\text {op } 25^{\circ} \mathrm{C}} \\ & \text { Settings *6a } \end{aligned}$ | 14 | 27 | 44 |  |
|  | IDD5 |  | $\begin{aligned} & \text { PI DATA }=1 / 2 \text { PI CLK } \\ & \text { SI DATA }=1 / 2 \text { SI CLK } \\ & \text { PI CLK }=\text { SI CLK }= \\ & \text { PWMCLK }=20 \mathrm{MHz} \\ & \text { Topr }_{\text {opr }} 25^{\circ} \mathrm{C} \\ & \text { Settings } * 6 \mathrm{a} \end{aligned}$ | 22 | 38 | 56 |  |
|  |  |  | $\mathrm{T}_{\mathrm{opr}}=-40^{\circ} \mathrm{C},$ <br> Other conditions are the same as above. | - | - | 70 |  |

Electrical Characteristic Settings
(unless otherwise specified, OUT00 to $15 \mathrm{ON}, \mathrm{V}_{\mathrm{OUT}}=0.7 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{EXT}}=910 \mathrm{k} \Omega$ )

| NO. | DAC Settings | All Dot Adjustment (DAC3) | Constant Output Current (typ.) |
| :---: | :---: | :---: | :---: |
| *1 | OUT00 to 15 OFF, VOUT $=26 \mathrm{~V}, \mathrm{DAC1}, 2,4$ initial setting, BLANK = "H" | DAC3 $=31$ | IOUT $=0 \mathrm{~mA}$ |
| *2a | DAC1 $=0, \mathrm{DAC} 2=0, \mathrm{DAC} 4=39, \mathrm{BLANK}=$ "L" |  | IOUT $=5 \mathrm{~mA}$ |
| *3a | DAC1 $=0, \mathrm{DAC} 2=18, \mathrm{DAC} 4=63, \mathrm{BLANK}=$ "L" |  | l OUT $=10 \mathrm{~mA}$ |
| * 4 a | DAC1 $=1, \mathrm{DAC} 2=18, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L}$ " |  | Iout $=20 \mathrm{~mA}$ |
| *5a | DAC1 $=2, \mathrm{DAC} 2=38, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L}$ " |  | IOUT $=40 \mathrm{~mA}$ |
| *6a | DAC1 $=3, \mathrm{DAC} 2=46, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L}$ " |  | IOUT $=60 \mathrm{~mA}$ |
| *7 | DAC1 $=3, \mathrm{DAC} 2=63, \mathrm{DAC} 4=63, \mathrm{BLANK}=$ "L" |  | $\mathrm{I}_{\text {OUT }}=70 \mathrm{~mA}$ |
| *2b | DAC1 $=0, \mathrm{DAC} 2=0, \mathrm{DAC} 4=39, \mathrm{BLANK}=$ "L" | DAC3 $=00$ | IOUT $=2.5 \mathrm{~mA}$ |
| *3b | DAC1 $=0, \mathrm{DAC} 2=18, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L} "$ |  | IOUT $=5 \mathrm{~mA}$ |
| *4b | DAC1 $=1, \mathrm{DAC} 2=18, \mathrm{DAC} 4=63, \mathrm{BLANK}=" L$ " |  | IOUT $=10 \mathrm{~mA}$ |
| *5b | DAC1 $=2, \mathrm{DAC} 2=38, \mathrm{DAC} 4=63, \mathrm{BLANK}=$ "L" |  | IOUT $=20 \mathrm{~mA}$ |
| *6b | DAC1 $=3, \mathrm{DAC} 2=46$, DAC4 $=63, \mathrm{BLANK}=$ "L" |  | IOUT $=30 \mathrm{~mA}$ |

## Electrical Characteristics 2

(unless otherwise specified, typ.: $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=25^{\circ} \mathrm{C}$, load capacitance $=50 \mathrm{pF}$, $\mathrm{min} / \mathrm{max}$ : $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-40$ to $85^{\circ} \mathrm{C}$, load capacitance $=50 \mathrm{pF}$ )

| Characteristics | Symbol | Test Terminals | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Constant-current output | Iout1 | $\begin{gathered} \text { OUT } \\ 00 \text { to } 15 \end{gathered}$ | Settings *7 | 60.4 | 71.0 | 81.6 | V |
|  | Iout2 |  | Settings *6a | 51.0 | 60.0 | 69.0 |  |
|  | Iout3 |  | Settings *5a | 34.0 | 40.0 | 46.0 |  |
|  | Iout4 |  | Settings * 4 a | 16.6 | 20.0 | 23.4 |  |
|  | Iout5 |  | Settings *3a | 7.8 | 10.0 | 12.2 |  |
|  | Iout6 |  | Settings *2a | 3.2 | 5.0 | 6.8 |  |
| Constant-current output Depends on temperature | \%TOPR1 |  | $\mathrm{I}_{\mathrm{OUT}}=2.5$ to 75 mA , $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}, \mathrm{~T}_{\text {opr }}$ is varied in the range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | - | $\pm 25$ | $\pm 50$ | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Leakage current for constant-current output | Iolk |  | Settings *1, $\mathrm{V}_{\text {OUT }}=26 \mathrm{~V}$ | - | - | 0.1 | $\mu \mathrm{A}$ |
| Constant current accuracy between bits | $\triangle \mathrm{IOUT}$ |  | l OUT $=2.5$ to 75 mA | - | $\pm 1.5$ | $\pm 6$ | \% |
| Dot adjustment deviation between bits <br> (Note) | \% OUT |  | $\mathrm{I}_{\text {OUT }}=2.5$ to 75 mA | - | $\pm 1$ | $\pm 2.5$ | \% |
| Constant-current output depends on output voltage | \%VOUT |  | $\mathrm{I}_{\mathrm{OUT}}=2.5$ to 75 mA , <br> $V_{\text {OUT }}$ is varied in the range 0.7 <br> V to 3 V . | - | $\pm 3$ | $\pm 5$ | \% |
| Constant-current output depends on | \%V |  | Settings *4a, 5a, 6a $\mathrm{V}_{\mathrm{DD}}=4.5 \rightarrow 5.5 \mathrm{~V}$ | -2.0 | - | 2.0 | \% |
| supply voltage |  |  | Settings *3a, 2a $\mathrm{V}_{\mathrm{DD}}=4.5 \rightarrow 5.5 \mathrm{~V}$ | -5.0 | - | 5.0 |  |
|  | $\mathrm{T}_{\text {sd1 }}$ |  | - | 120 | - | - |  |
|  | $\mathrm{T}_{\text {sd2 }}$ |  | - | 140 | - | - |  |
| Output-open detection voltage | $\mathrm{V}_{\text {ARL }}$ |  | ALARM2 | - | $\begin{gathered} 0.04 \times \\ V_{D D} \end{gathered}$ | - | V |
| Pull-up/down resistor | $\mathrm{R}_{\text {up }} / \mathrm{R}_{\mathrm{dw}}$ | - | - | 150 | 300 | 600 | $\mathrm{k} \Omega$ |

Note: When DAC3 data were changed from MSB to LSB.

Electrical Characteristic Settings
(unless otherwise specified, OUT00 to $15 \mathrm{ON}, \mathrm{V}_{\mathrm{OUT}}=0.7 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{EXT}}=910 \Omega$ )

| NO. | DAC Settings | All Dot Adjustment (DAC3) | Constant Output Current (typ.) |
| :---: | :---: | :---: | :---: |
| *1 | OUTO0 to 15 OFF, $\mathrm{V}_{\text {OUT }}=26 \mathrm{~V}$, DAC1, $2,4=$ initial setting, BLANK = " H " | DAC3 $=31$ | IOUT $=0 \mathrm{~mA}$ |
| *2a | DAC1 $=0, \mathrm{DAC} 2=0, \mathrm{DAC} 4=39, \mathrm{BLANK}=" \mathrm{~L} "$ |  | IOUT $=5 \mathrm{~mA}$ |
| *3a | DAC1 $=0, \mathrm{DAC} 2=18, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L} "$ |  | IOUT $=10 \mathrm{~mA}$ |
| *4a | DAC1 = 1, DAC2 = 18, DAC4 = 63, BLANK = "L" |  | Iout $=20 \mathrm{~mA}$ |
| *5a | DAC1 $=2, \mathrm{DAC} 2=38, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L} "$ |  | I OUT $=40 \mathrm{~mA}$ |
| *6a | DAC1 $=3, \mathrm{DAC} 2=46, \mathrm{DAC} 4=63, \mathrm{BLANK}=$ "L" |  | IOUT $=60 \mathrm{~mA}$ |
| *7 | DAC1 $=3, \mathrm{DAC} 2=63, \mathrm{DAC} 4=63, \mathrm{BLANK}=" \mathrm{~L} "$ |  | $\mathrm{I}_{\text {OUT }}=70 \mathrm{~mA}$ |
| *2b | DAC1 $=0, \mathrm{DAC} 2=0, \mathrm{DAC} 4=39, \mathrm{BLANK}=" L "$ | DAC3 $=00$ | I OUT $=2.5 \mathrm{~mA}$ |
| *3b | DAC1 $=0, \mathrm{DAC2}=18, \mathrm{DAC4}=63, \mathrm{BLANK}=$ "L" |  | IOUT $=5 \mathrm{~mA}$ |
| *4b | DAC1 = 1, DAC2 = 18, DAC4 = 63, BLANK = "L" |  | IOUT $=10 \mathrm{~mA}$ |
| *5b | DAC1 $=2, \mathrm{DAC} 2=38, \mathrm{DAC} 4=63, \mathrm{BLANK}=$ "L" |  | IOUT $=20 \mathrm{~mA}$ |
| *6b | DAC1 $=3, \mathrm{DAC} 2=46, \mathrm{DAC} 4=63, \mathrm{BLANK}=$ "L" |  | IOUT $=30 \mathrm{~mA}$ |

## Switching Characteristics

(unless otherwise specified, typ.: $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=25^{\circ} \mathrm{C}$, load capacitance $=50 \mathrm{pF}$, $\min / \max : \mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-40$ to $85^{\circ} \mathrm{C}$, load capacitance $=50 \mathrm{pF}$ )

| Characteristics | Symbol | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum SI CLK/PI CLK frequency | $\mathrm{f}_{\text {MAX1 }}$ | When connected in cascade | 15 | - | - | MHz |
|  | $\mathrm{f}_{\mathrm{MAX} 2}$ | Without a board | 20 | - | - |  |
| Maximum PWMCLK frequency | $\mathrm{f}_{\text {MAX }}$ | Without a board | 15 | - | - |  |
| Tri-state output enable propagation delay time | $\mathrm{t}_{\mathrm{pzH}} / \mathrm{ZL}$ | DOE $\rightarrow$ PO DATA0 to PO DATA7 | 8 | 16 | 30 | ns |
| Tri-state output disable propagation delay time | $t_{p H z} / \mathrm{LZ}$ | DOE $\rightarrow$ PO DATA0 to PO DATA7 | 8 | 16 | 30 | ns |
| Rise time | $\mathrm{tr}_{r}$ | OUT00 to OUT15 | 25 | 120 | 220 | $\mu \mathrm{s}$ |
|  |  | ALARM1, 2 | 65 | 120 | 170 | ns |
| Fall time | $\mathrm{tf}_{f}$ | OUT00 to OUT15 | 15 | 60 | 105 | ns |
|  |  | ALARM1, 2 | 5 | 15 | 25 |  |
| Propagation delay time (Note) | $\mathrm{t}_{\mathrm{pHL}}$ | BLANK $\rightarrow$ OUT00 to OUT15 | 40 | 230 | 410 | ns |
|  | $\mathrm{t}_{\mathrm{pLH}}$ | PWM CLK $\rightarrow$ OUT00 to OUT15 | 35 | 85 | 130 |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ | PWM CLK $\rightarrow$ OUT00 to OUT15 | 40 | 230 | 410 |  |
|  | $\mathrm{t}_{\mathrm{pLH}}$ | LED TEST $\rightarrow$ OUT00 to OUT15 | 30 | 75 | 120 |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ |  | 40 | 230 | 410 |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ | $\overline{\text { RESET }} \rightarrow$ OUT00 to OUT15 | 30 | 100 | 170 |  |
|  | $t_{p d}$ <br> (voltage waveform) | PI CLK $\rightarrow$ PO DATA0 to PO DATA7 | 20 | 30 | 70 |  |
|  |  | PI SEL $\rightarrow$ PO DATA0 to PO DATA7 | 20 | 30 | 70 |  |
|  |  | SI SEL $\rightarrow$ SO DATA | 10 | 18 | 40 |  |
|  |  | SI SEL $\rightarrow$ SO DATA | 10 | 20 | 40 |  |

Note: For the switching test condition, refer to No. *5a in the table "Electrical Characteristic Settings".

## Explanation of Operation and Truth Tables

Serial Data Transfer: Standard Current Adjustment Using DAC1 and DAC2
(data register SI REG1 [7:0])

| Process | SI DATA | SI CLK | SI LATCH | SI SEL | SO DATA | Operation and Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | H or L |  | L | H | H or L | Selects standard current adjustment (8 bits, 2 bits and 6 bits) for input data. When SI REL is high, data is transferred to SI REG [1] on $8^{\text {th }}$ positive edge of SI CLK input. |
| 2 |  | L |  | H | No change | Holds the data transferred to SI REG [1] on positive edge of SI Latch. <br> Set is reflected on standard current adjustment from the moment when it is held. |

## Serial Data Transfer Timing

(standard current adjustment, SI SEL = H, single device)


## Serial Data Transfer Timing

(standard current adjustment, SI SEL = H, two devices connected in cascade)


Serial Data Transfer: Dot Adjustment DAC4. (data register SI REG1 [127:0])

| Process | SI DATA | SI CLK | SI LATCH | SI SEL | SO DATA | Operation and Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 |  | H or L | $(\times 128)$ | L | L | H or L | \(\left.\begin{array}{l}Selects dot adjustment (128 bits) for input data. Data is <br>

transferred to SI REG2 on 128^{th} positive edge of SI CLK.\end{array}\right\}\)

## Serial Data Transfer Timing

(dot adjustment, SI SEL = L, single device)


## Serial Data Transfer Timing

(dot adjustment, SI SEL = L, two devices connected in cascade)


Data held on positive edge of SI LATCH after data transfer by two devices (after 256 clock cycles)

DAC1: Standard Current Adjustment Settings for DAC1 (SI REG1 [7:6])

| $\overline{\text { RESET }}$ | SI SEL | SI REG <br> (7:6) | $\begin{aligned} & \text { SI REG } \\ & (5: 0) \end{aligned}$ | Current Rate | Operation and Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | HH | XXXXXX | $\begin{gathered} 100 \% \\ (1.0) \end{gathered}$ | $100 \%$ of base current setting as determined by $\mathrm{REXT}_{\mathrm{EX}}(\Omega)$ | When SI SEL = H, 2 bits on MSB sides are corresponding to set of standard current adjustment DAC1. <br> The output current can be set to one of 4 levels. |
| H | H | HL | XXXXXX | $\begin{gathered} 75 \% \\ (0.75) \end{gathered}$ | $75 \%$ of base current setting as determined by REXT ( $\Omega$ ) |  |
| H | H | LH | XXXXXX | $\begin{aligned} & 50 \% \\ & (0.5) \end{aligned}$ | $50 \%$ of base current setting as determined by REXT ( $\Omega$ ) |  |
| H | H | LL | XXXXXX | $\begin{gathered} 25 \% \\ (0.25) \end{gathered}$ | $25 \%$ of base current setting as determined by $\mathrm{R}_{\mathrm{EXT}}(\Omega)$ |  |
| $\boxed{ }$ | X | LL | LLLLLL | $\begin{gathered} 25 \% \\ (0.25) \end{gathered}$ | Initial state after input of reset signal: 25\% of base current setting as determined by $\mathrm{R}_{\mathrm{EXT}}$ $(\Omega)$ (as described above) |  |

DAC2: Standard Current Adjustment Settings for DAC2 (SI REG1 [5:0])

| $\overline{\text { RESET }}$ | SI SEL | SI REG <br> (7:6) | SI REG $(5: 0)$ | Current Rate | Operation and Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | XX | HHHHHH | $\begin{gathered} \text { 100\% } \\ (1.0) \end{gathered}$ | $100 \%$ of base current value as set using DAC1 current adjustment | When SI SEL = H, 6 bits on MSB sides are corresponding to set of standard current adjustment DAC2. <br> The output current can be set to one of 64 levels. |
| H | H | XX |   | $\begin{gathered} (0.9905) \\ \uparrow \\ 1 \mathrm{LSB}= \\ \pm 0.95 \% \\ ( \pm 0.0095) \\ \downarrow \\ (0.4095) \end{gathered}$ | Any one or 64 levels in the range 100 to $40 \%$ of the current can be set. (1LSB = 0.95\%) 6-bit DAC performance |  |
| H | H | XX | LLLLLL | $\begin{aligned} & 40 \% \\ & (0.4) \end{aligned}$ | 40\% of base current value as set using DAC1 current adjustment |  |
|  | X | LL | LLLLLL | $\begin{aligned} & 40 \% \\ & (0.4) \end{aligned}$ | Initial state after input of reset signal: $40 \%$ of base current value set as described above |  |

DAC4: Set Details of Dot Adjustment DAC4 (SI REG2 [127:0])

| $\overline{\text { RESET }}$ | SI SEL | DCEN | About 8 bits Unit of SI REG [127:0] | Current Rate | Operation and Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | H | XXHHHHHH | $\begin{aligned} & \text { 100\% } \\ & (1.0) \end{aligned}$ | Output current is $100 \%$ of base current value as set using DAC1 and DAC2 base current adjustment and DAC3 surface brightness adjustment | When SI SEL = L <br> 8 bits out of 128 bits are corresponding to set of each output, and the 6 bits on MSB sides of 8 bits are data on dot adjustment <br> The output current can be set to one of 64 levels. <br> SI REG2 [7:0] <br> $\rightarrow$ adjustment data for OUTO. <br> SI REG2 [15:8] <br> $\rightarrow$ adjustment data for OUT1. <br> SI REG2 [127:120] <br> $\rightarrow$ adjustment data for OUT15. |
| H | L | H |  $\stackrel{\downarrow}{\text { XXLLLLLH }}$ | $\begin{gathered} (0.9874) \\ \uparrow \\ 1 \mathrm{LSB}= \\ \pm 1.269 \% \\ ( \pm 0.0126) \\ \downarrow \\ (20.0126) \end{gathered}$ | Any one of 64 levels in the range 100 to $20 \%$ of the current can be set. (1LSB $\simeq 1.27 \%)$ <br> (6-bit DAC performance) 1LSB variation: $\pm 1.269 \%$ (typ.) Non linearity error: $\pm 1 / 2$ LSB Differential non linearity error: $\pm 1 / 2$ LSB |  |
| H | L | H | XXLLLLLL | $\begin{aligned} & 20 \% \\ & (0.2) \end{aligned}$ | $20 \%$ of base current value as set using DAC3 current adjustment. |  |
| $\pm$ | X | H | XXLLLLLLL | $\begin{aligned} & 20 \% \\ & (0.2) \end{aligned}$ | Initial state after input of reset signal: $20 \%$ of base current value set as described above |  |
| H | X | L | XXHHHHHH | $\begin{gathered} \text { 100\% } \\ (1.0) \end{gathered}$ | Output current is $100 \%$ of base current value set as described above. | Data input is still enabled if DCEN $=\mathrm{L}$. If DCEN $=\mathrm{H}$, adjustment is performed at the same time. |

Polarity of Serial Input Data for Standard Current Adjustment (SI REG1 [7:0]) and Dot Adjustment (SI REG2 [127:0])

## Serial Data Transfer Timing

SI SEL = H, Input of Standard Current Adjustment Data for DAC1 and DAC2


## SI SEL = L, Input of Dot Adjustment Data for DAC4



Parallel Data Transfer: All Dot Adjustment DAC3. (data register: PI REG1 [7:0])

| Process | $\begin{gathered} \text { PI DATA } \\ {[7: 0]} \end{gathered}$ | PI CLK | PI LATCH | PI SEL | $\begin{gathered} \text { PO DATA } \\ {[7: 0]} \end{gathered}$ | Operation and Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | H or L |  | L | H | H or L | Selects total dot adjustment (8-bit, 3-bit and 5-bit) for input data. Data is transferred to PI REG1 on $128^{\text {th }}$ positive edge of PI CLK. |
| 2 |  | L |  | H | No change | Holds the data transferred to PI REG1. Set is reflected on all dot adjustment from the moment when it is held. |

## Parallel Data Transfer Timing

 (all dot adjustment, PI SEL = H, single device)

## Parallel Data Transfer Timing

(all dot adjustment, PI SEL = H, two devices connected in cascade)


Parallel Data Transfer PMW Display Data (data register: PI REG2 [127:0])

| Process | PI DATA | PI CLK | PI LATCH | PI SEL | PO DATA | Operation and Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | H or L | $(\times 16)$ | L | L | H or L | Selects for input data of PWM display data (8 bit $\times 16$ ). Data is transferred to PI REG2 on $16^{\text {th }}$ positive edge of PI CLK. |
| 2 |  | L |  | L | No change | Holds the data transferred to PI REG2. Set is reflected on PWM 256 grayscales from the next BLANK $=\mathrm{L}$ when it is held. |

Parallel Data Transfer Timing
(PWM data SI SEL = L, single device)


Parallel Data Transfer Timing (PWM data SI SEL = L, two devices connected in cascade)


Parallel Data Transfer: Optional Function to Change PO DATA [7:0] Delay Time

| 8 Bits of SI REG <br> [127:120] | PO DATA [7:0] | Operation and Function | Notes |
| :---: | :---: | :---: | :---: |
| LLXXXXXXXX | $\mathrm{t}_{\mathrm{pd}}$, constant | Normal operating mode. Same as in the specification. | Delay time in PO DATA [7:0] can be varied using 2 bits of dot adjustment register SI REG [127:126]. |
| LHXXXXXXXX |  | Small delay mode. |  |
| HLXXXXXXXX |  | Switching Characteristics are minimized for 2 ns to 3 ns compare to the values in the specification. |  |
| HHXXXXXXXX | $t_{p d}$, 2 ns to 3 ns minimized |  |  |

Details All Dot Adjustment Setting Using PWMCLK Division (PI REG1 [7:5])

| RESET | PI SEL | BCEN | $\begin{gathered} \text { PI REG1 } \\ {[7: 5]} \end{gathered}$ | PWMCLK Divisor | Operation and Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | H | LLL | PWMCLK = 8/8 PWMCLK (Hz) | The period of PWMCLK is set to equal the change in the PWM pulse width data. 1LSB. | When PI SEL $=\mathrm{H}$ is selected, 3 bits on MSB sides are corresponding to set of total dot adjustment by PWM frequency dividing. <br> PI REG [7:5] varies the pulse width of PWM data corresponding to 1LSB for eight levels and adjusts brightness. <br> This setting values affects pulse widths on all outputs. |
| H | H | H | $\begin{gathered} \mathrm{LLH} \\ \uparrow \\ \\ \downarrow \\ \stackrel{\downarrow}{\mathrm{H} H \mathrm{~L}} \end{gathered}$ | $1 \mathrm{LSB}=1 / 8$ <br> divides <br> PWMCLK | Variable does the frequency of PWMCLK to $1 / 8$ of the minimal. It is set in 8 levels. |  |
| H | H | H | HHH | PWMCLK = 1/8 PWMCLK $(\mathrm{Hz})$ | The period of PWMCLK is set to one-eighth the change in the PWM pulse width data. 1LSB. |  |
|  | X | H | LLL | PWMCLK = 8/8 PWMCLK $(\mathrm{Hz})$ | The period of PWMCLK is set to equal the change in the PWM pulse width data. 1LSB. |  |
| H | H | L | Refer to notes | Refer to notes | BCEN signal does not affect PWMCLK frequency dividing. | Data input is still enabled if BCEN = L. <br> Output current level reflects input settings. |

DAC3: Details of All Dot Adjustment Setting for DAC3 (PI REG2 [4:0])

| $\overline{\text { RESET }}$ | PI SEL | $\begin{gathered} \text { PI REG1 } \\ {[4: 0]} \end{gathered}$ | BCEN | Current Rate | Operation and Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | HHHHH | H | $\begin{aligned} & \text { 100\% } \\ & (1.0) \end{aligned}$ | $100 \%$ of base current value as set using DAC1 and DAC2 current adjustment and DAC4 dot adjustment | When PI SEL = H is selected, 5 bits on LSB side are corresponding to set of surface brightness adjustment. <br> The output current can be set to one of 32 levels. |
| H | H | $\begin{gathered} \text { HHHHL } \\ \uparrow \\ \vdots \\ \downarrow \\ \text { LLLLH } \end{gathered}$ | H | $\begin{gathered} (0.9839) \\ \uparrow \\ 1 \mathrm{LSB}= \\ \pm 1.61 \% \\ ( \pm 0.0161) \\ \downarrow \\ (0.5161) \end{gathered}$ | Any one of 32 levels in the range 100 to $50 \%$ of the current can be set. $(1 \mathrm{LSB}=1.61 \%)$ <br> (5-bit DAC performance) <br> 1LSB variation: $\pm 1.61 \%$ <br> Non linearity error: $\pm 1 / 2$ LSB <br> Differential non linearity error: <br> $\pm 1 / 2$ LSB <br> (no guarantee for monotonicity) |  |
| H | H | LLLLL | H | $\begin{aligned} & 50 \% \\ & (0.5) \end{aligned}$ | $50 \%$ of base current value as set using DAC1 and DAC2 current adjustment and DAC4 dot adjustment |  |
|  | X | HHHHH | H | $\begin{aligned} & \text { 100\% } \\ & (1.0) \end{aligned}$ | Initial state after input of reset signal: 100\% of base current value set as described above |  |
| H | X | HHHHH | L | $\begin{gathered} 100 \% \\ (1.0) \end{gathered}$ | Initial state after input of DCEN signal: $100 \%$ of base current value set as described above | Data input is still enabled if BCEN = L. <br> If BCEN $=\mathrm{H}$, adjustment is performed at the same time. |

Detailed PWM 256 Grayscales Setting (PI REG2 [127:0], $16 \times 1$ word ( 8 bits))

| $\overline{\text { RESET }}$ | PI SEL | 1 word (8 bits) of PI REG2 | Output Pulse Rate | Operation and Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | HHHHHHHH | $\begin{gathered} 255 / 255 \\ 100 \% \end{gathered}$ | Output pulse width is at its maximum value when input data is FF. | When PI SEL = L, The PWM grayscale controls the output pulse width. <br> 1 word ( 8 bits) $\times 16$ are transferred in parallel. <br> 1 word is the PWM data of each output pulse width is set in 256 step. <br> PI REG2 [7:0] <br> $\rightarrow$ PWM data for OUTO. <br> PI REG2 [15:8] <br> $\rightarrow$ PWM data for OUT1. <br> PI REG2 [127:120] <br> $\rightarrow$ PWM data for OUT15. <br> Minimum output pulse width is 1/PWMCLK. |
| H | L |  | - | Outputs are OFF when the input data is 00. <br> The input data can be used to control the PWM pulse width and hence generate 256 grayscales. |  |
| H | L | LLLLLLLL | $\begin{gathered} 0 / 255 \\ 0 \% \end{gathered}$ | Outputs are OFF when the input data is 00. |  |
| [ | X | LLLLLLLL | $\begin{gathered} 0 / 255 \\ 0 \% \end{gathered}$ | Early condition after the reset signal input is set in 0/256 (output off). |  |

Polarity of Serial Input Data for All Dot Adjustment
(PI REG [7:0]) and PWM 256 grayscales (PI REG2 [127:0])

## Parallel Data Transfer Timing

PI SEL = H, Selects Data Input for All Dot Adjustment for DAC3.


PI SEL = L, Selects Data Input for PWM 256 Grayscales.


Reference Table: Output Current Setting Vales (1)

| DAC1 (2 bit) |  |  | DAC2 (6 bit) |  |  | DAC3 (5 bit) |  |  | DAC4 (6 bit) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Input Data | Current Rate1 | No. | Input Data | Current Rate2 | No. | Input Data | Current Rate3 | No. | Input Data | Current Rate4 |
| 3 | 11 | 1.00 | 63 | 111111 | 1.000 | 31 | **11111 | **1.000 | 63 | 111111 | 1.000 |
| 2 | 10 | 0.75 | 62 | 111110 | 0.990 | 30 | 11110 | 0.984 | 62 | 111110 | 0.987 |
| 1 | 01 | 0.50 | 61 | 111101 | 0.981 | 29 | 11101 | 0.968 | 61 | 111101 | 0.975 |
| 0 | **00 | ${ }^{* *} 0.25$ | 60 | 111100 | 0.971 | 28 | 11100 | 0.952 | 60 | 111100 | 0.962 |
| - | - | - | 59 | 111011 | 0.962 | 27 | 11011 | 0.936 | 59 | 111011 | 0.949 |
| - | - | - | 58 | 111010 | 0.952 | 26 | 11010 | 0.919 | 58 | 111010 | 0.937 |
| - | - | - | 57 | 111001 | 0.943 | 25 | 11001 | 0.903 | 57 | 111001 | 0.924 |
| - | - | - | 56 | 111000 | 0.933 | 24 | 11000 | 0.887 | 56 | 111000 | 0.911 |
| - | - | - | 55 | 110111 | 0.924 | 23 | 10111 | 0.871 | 55 | 110111 | 0.898 |
| - | - | - | 54 | 110110 | 0.914 | 22 | 10110 | 0.855 | 54 | 110110 | 0.886 |
| - | - | - | 53 | 110101 | 0.905 | 21 | 10101 | 0.839 | 53 | 110101 | 0.873 |
| - | - | - | 52 | 110100 | 0.895 | 20 | 10100 | 0.823 | 52 | 110100 | 0.860 |
| - | - | - | 51 | 110011 | 0.886 | 19 | 10011 | 0.807 | 51 | 110011 | 0.848 |
| - | - | - | 50 | 110010 | 0.876 | 18 | 10010 | 0.790 | 50 | 110010 | 0.835 |
| - | - | - | 49 | 110001 | 0.867 | 17 | 10001 | 0.774 | 49 | 110001 | 0.822 |
| - | - | - | 48 | 110000 | 0.857 | 16 | 10000 | 0.758 | 48 | 110000 | 0.810 |
| - | - | - | 47 | 101111 | 0.848 | 15 | 01111 | 0.742 | 47 | 101111 | 0.797 |
| - | - | - | 46 | 101110 | 0.838 | 14 | 01110 | 0.726 | 46 | 101110 | 0.784 |
| - | - | - | 45 | 101101 | 0.829 | 13 | 01101 | 0.710 | 45 | 101101 | 0.771 |
| - | - | - | 44 | 101100 | 0.819 | 12 | 01100 | 0.694 | 44 | 101100 | 0.759 |
| - | - | - | 43 | 101011 | 0.820 | 11 | 01011 | 0.677 | 43 | 101011 | 0.746 |
| - | - | - | 42 | 101010 | 0.800 | 10 | 01010 | 0.661 | 42 | 101010 | 0.733 |
| - | - | - | 41 | 101001 | 0.791 | 9 | 01001 | 0.645 | 41 | 101001 | 0.721 |
| - | - | - | 40 | 101000 | 0.781 | 8 | 01000 | 0.629 | 40 | 101000 | 0.708 |
| - | - | - | 39 | 100111 | 0.771 | 7 | 00111 | 0.613 | 39 | 100111 | 0.695 |
| - | - | - | 38 | 100110 | 0.762 | 6 | 00110 | 0.597 | 38 | 100110 | 0.683 |
| - | - | - | 37 | 100101 | 0.752 | 5 | 00101 | 0.581 | 37 | 100101 | 0.670 |
| - | - | - | 36 | 100100 | 0.743 | 4 | 00100 | 0.565 | 36 | 100100 | 0.657 |
| - | - | - | 35 | 100011 | 0.733 | 3 | 00011 | 0.549 | 35 | 100011 | 0.644 |
| - | - | - | 34 | 100010 | 0.724 | 2 | 00010 | 0.532 | 34 | 100010 | 0.632 |
| - | - | - | 33 | 100001 | 0.714 | 1 | 00001 | 0.516 | 33 | 100001 | 0.619 |
| - | - | - | 32 | 100000 | 0.705 | 0 | 00000 | 0.500 | 32 | 100000 | 0.606 |
| - | - | - | 31 | 011111 | 0.695 | - | - | - | 31 | 011111 | 0.594 |
| - | - | - | 30 | 011110 | 0.686 | - | - | - | 30 | 011110 | 0.581 |
| - | - | - | 29 | 011101 | 0.676 | - | - | - | 29 | 011101 | 0.568 |
| - | - | - | 28 | 011100 | 0.667 | - | - | - | 28 | 011100 | 0.556 |
| - | - | - | 27 | 011011 | 0.657 | - | - | - | 27 | 011011 | 0.543 |
| - | - | - | 26 | 011010 | 0.648 | - | - | - | 26 | 011010 | 0.530 |
| - | - | - | 25 | 011001 | 0.638 | - | - | - | 25 | 011001 | 0.517 |
| - | - | - | 24 | 011000 | 0.629 | - | - | - | 24 | 011000 | 0.505 |
| - | - | - | 23 | 010111 | 0.619 | - | - | - | 23 | 010111 | 0.492 |
| - | - | - | 22 | 010110 | 0.610 | - | - | - | 22 | 010110 | 0.479 |
| - | - | - | 21 | 010101 | 0.600 | - | - | - | 21 | 010101 | 0.467 |
| - | - | - | 20 | 010100 | 0.591 | - | - | - | 20 | 010100 | 0.454 |
| - | - | - | 19 | 010011 | 0.581 | - | - | - | 19 | 010011 | 0.441 |
| - | - | - | 18 | 010010 | 0.571 | - | - | - | 18 | 010010 | 0.429 |
| - | - | - | 17 | 010001 | 0.562 | - | - | - | 17 | 010001 | 0.416 |
| - | - | - | 16 | 010000 | 0.552 | - | - | - | 16 | 010000 | 0.403 |
| - | - | - | 15 | 001111 | 0.543 | - | - | - | 15 | 001111 | 0.390 |
| - | - | - | 14 | 001110 | 0.533 | - | - | - | 14 | 001110 | 0.378 |
| - | - | - | 13 | 001101 | 0.524 | - | - | - | 13 | 001101 | 0.365 |
| - | - | - | 12 | 001100 | 0.514 | - | - | - | 12 | 001100 | 0.352 |
| - | - | - | 11 | 001011 | 0.505 | - | - | - | 11 | 001011 | 0.340 |
| - | - | - | 10 | 001010 | 0.495 | - | - | - | 10 | 001010 | 0.327 |
| - | - | - | 9 | 001001 | 0.486 | - | - | - | 9 | 001001 | 0.314 |
| - | - | - | 8 | 001000 | 0.476 | - | - | - | 8 | 001000 | 0.302 |
| - | - | - | 7 | 000111 | 0.467 | - | - | - | 7 | 000111 | 0.289 |
| - | - | - | 6 | 000110 | 0.457 | - | - | - | 6 | 000110 | 0.276 |
| - | - | - | 5 | 000101 | 0.448 | - | - | - | 5 | 000101 | 0.263 |
| - | - | - | 4 | 000100 | 0.438 | - | - | - | 4 | 000100 | 0.251 |
| - | - | - | 3 | 000011 | 0.429 | - | - | - | 3 | 000011 | 0.238 |
| - | - | - | 2 | 000010 | 0.419 | - | - | - | 2 | 000010 | 0.225 |
| - | - | - | 1 | 000001 | 0.410 | - | - | - | 1 | 000001 | 0.213 |
| - | - | - | 0 | **000000 | **0.4 | - | - | - | 0 | **000000 | 0.200 |

Note 1: **: Indicates post-reset initialization value ( $\overline{\mathrm{RESET}}=\mathrm{L}$ ).
Note 2: The formula for calculating resistance settings is as follows: This value is theory value. Actual current value contains error and so on in this value. $\operatorname{REXT}[\mathrm{k} \Omega$ ] $=\{(1.8 \times$ current rate $1 \times$ current rate $2 \times$ current rate 3$) \times($ current rate $4 \times 34.5)\} \div$ output current [mA]

Reference Table: Output Current Setting Value (2)
Reference Value for Standard Current Adjustment Under Conditions:
$\mathrm{R}_{\mathrm{EXT}}=910 \mathrm{k} \Omega$ (fixed), All Dot Adjustment $=$ MSB and Dot Adjustment $=$ MSB
Unit [mA]

|  |  | DAC 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| $\begin{aligned} & \text { H} \\ & U \\ & \vdots \end{aligned}$ | 0 | 5.8 | 5.9 | 6.0 | 6.2 | 6.3 | 6.4 | 6.6 | 6.7 | 6.8 | 7.0 | 7.1 | 7.2 | 7.4 | 7.5 | 7.6 | 7.8 |
|  | 1 | 11.6 | 11.8 | 12.1 | 12.3 | 12.6 | 12.9 | 13.1 | 13.4 | 13.7 | 13.9 | 14.2 | 14.5 | 14.7 | 15.0 | 15.3 | 15.5 |
|  | 2 | 17.3 | 17.7 | 18.1 | 18.5 | 18.9 | 19.3 | 19.7 | 20.1 | 20.5 | 20.9 | 21.3 | 21.7 | 22.1 | 22.5 | 22.9 | 23.3 |
|  | 3 | 23.1 | 23.6 | 24.2 | 24.7 | 25.2 | 25.8 | 26.3 | 26.8 | 27.3 | 27.9 | 28.4 | 28.9 | 29.5 | 30.0 | 30.5 | 31.1 |


|  |  | DAC 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| $\begin{aligned} & \text { U } \\ & \text { U } \end{aligned}$ | 0 | 7.9 | 8.0 | 8.2 | 8.3 | 8.4 | 8.6 | 8.7 | 8.8 | 9.0 | 9.1 | 9.2 | 9.4 | 9.5 | 9.6 | 9.7 | 9.9 |
|  | 1 | 15.8 | 16.1 | 16.3 | 16.6 | 16.8 | 17.1 | 17.4 | 17.6 | 17.9 | 18.2 | 18.4 | 18.7 | 19.0 | 19.2 | 19.5 | 19.8 |
|  | 2 | 23.7 | 24.1 | 24.5 | 24.9 | 25.3 | 25.7 | 26.1 | 26.5 | 26.9 | 27.3 | 27.7 | 28.1 | 28.4 | 28.8 | 29.2 | 29.6 |
|  | 3 | 31.6 | 32.1 | 32.6 | 33.2 | 33.7 | 34.2 | 34.8 | 35.3 | 35.8 | 36.3 | 36.9 | 37.4 | 37.9 | 38.5 | 39.0 | 39.5 |


|  |  | DAC 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| $\begin{aligned} & -1 \\ & U \\ & 0 \end{aligned}$ | 0 | 10.0 | 10.1 | 10.3 | 10.4 | 10.5 | 10.7 | 10.8 | 10.9 | 11.1 | 11.2 | 11.3 | 11.5 | 11.6 | 11.7 | 11.9 | 12.0 |
|  | 1 | 20.0 | 20.3 | 20.6 | 20.8 | 21.1 | 21.3 | 21.6 | 21.9 | 22.1 | 22.4 | 22.7 | 22.9 | 23.2 | 23.5 | 23.7 | 24.0 |
|  | 2 | 30.0 | 30.4 | 30.8 | 31.2 | 31.6 | 32.0 | 32.4 | 32.8 | 33.2 | 33.6 | 34.0 | 34.4 | 34.8 | 35.2 | 35.6 | 36.0 |
|  | 3 | 40.0 | 40.6 | 41.1 | 41.6 | 42.2 | 42.7 | 43.2 | 43.8 | 44.3 | 44.8 | 45.3 | 45.9 | 46.4 | 46.9 | 47.5 | 48.0 |


|  |  | DAC 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| $\begin{aligned} & -1 \\ & U \\ & \vdots \end{aligned}$ | 0 | 12.1 | 12.3 | 12.4 | 12.5 | 12.7 | 12.8 | 12.9 | 13.1 | 13.2 | 13.3 | 13.5 | 13.6 | 13.7 | 13.8 | 14.0 | 14.1 |
|  | 1 | 24.3 | 24.5 | 24.8 | 25.1 | 25.3 | 25.6 | 25.8 | 26.1 | 26.4 | 26.6 | 26.9 | 27.2 | 27.4 | 27.7 | 28.0 | 28.2 |
|  | 2 | 36.4 | 36.8 | 37.2 | 37.6 | 38.0 | 38.4 | 38.8 | 39.2 | 39.6 | 40.0 | 40.4 | 40.8 | 41.2 | 41.5 | 41.9 | 42.3 |
|  | 3 | 48.5 | 49.0 | 49.6 | 50.1 | 50.6 | 51.2 | 51.7 | 52.2 | 52.7 | 53.3 | 53.8 | 54.3 | 54.9 | 55.4 | 55.9 | 56.5 |

Note: If the second decimal is less than five, round off to the first decimal place. If the second decimal is more than five, round up to the first decimal place.

## Temperature detection function (can be monitored via the ALARM1 pin.)

Perform two-stage temperature detection as described in the table below (TSD1/TSD2).

| Junction <br> Temperature <br> ${ }^{\circ} \mathrm{C}$ | ALARM1 | Output Terminals <br> OUT (15:0) | Function |
| :---: | :---: | :---: | :--- |
| -40 to 120 | OFF <br> (high impedance) | Normal operation |  |
| 120 to | ON <br> (low level) | Normal operation | When the chip temperature reaches the specified range the <br> ALARM1 signal goes Low (TSD1), Other functions are not <br> affected. |
| 140 to | ON <br> (low level) | When the chip temperature reaches the specified range the <br> Forced OFF <br> (high impedance) | ALARM1 signal goes Low and all output pins are turned OFF <br> (TSD2). <br> Outputs are re-enabled on the TSENA signal goes Low or <br> when the RESET signal goes Low. Neither of these causes <br> the internal data to be reset. <br> If $\overline{\text { RESET pin }=\text { L, all internal data is reset. }}$ |

## Output-Open Detection Function (can be monitored via the ALARM2 pin.)

Reform output-open detection as described in the table below.

| Output Voltage <br> V (typ.) | ALARM2 | Function |
| :---: | :---: | :--- |
| $\geqq \mathrm{V}_{\mathrm{DD}} \times 0.04$ | OFF <br> (high impedance) |  |
| $\leqq \mathrm{V}_{\mathrm{DD}} \times 0.04$ | ON <br> (low level) | The output-open condition is detected when the ARARM2 pin signal is ON <br> and the specified voltage level is detected. (it is also detected when the <br> output voltage falls to near GND for some reason) |

## Pulse Cancellation Circuit (when monitored using output-open detection pin ARARM2.)

| PWMCLK | ALARM2 | Function |
| :---: | :--- | :--- |
| Input signal | Operating | Output open detection operates when the LED string is disconnected for the <br> specified period. |
| No input | Always high impedance | The device incorporates pulse cancel circuit to avoid detecting <br> instantaneous errors, for example, output switching noise. <br> However, if there is no input on PWMCLK, ALARM2 output will not be <br> turned ON (low level). |

## Block Diagram of Protection Circuit



Protection Circuit Function
Operating Chart (terminals for TESNA, ALARM1 and outputs OUT00 to OUT15)

| TSENA | $\overline{\text { RESET }}$ | Junction Temperature |  |  | ALARM1 | OUTOO to OUT15 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{j}} \leqq 120^{\circ} \mathrm{C}$ | $\begin{gathered} \hline \text { TSD1 } \\ 120 \leqq \mathrm{~T}_{\mathrm{j}} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TSD2 } \\ 140 \leqq T_{\mathrm{j}} \\ \hline \end{gathered}$ |  |  |  |
| X | L | $\bigcirc$ | - | - | high impedance | OFF | Device reset |
| X | H | $\bigcirc$ | - | - | high impedance | OFF | Outputs operate normally. |
| X | L | - | $\bigcirc$ | - | ON (low level) | OFF | Device reset |
| X | H | - | $\bigcirc$ | - | ON (low level) | Normal operation | ALARM1 goes Low, indicating a rise in temperature. Outputs operate normally. |
| X | L | - | - | $\bigcirc$ | ON (low level) | Forced OFF | Even after a reset, if the junction temperature is high, outputs are forced OFF. |
| X | H | - | - | $\bigcirc$ | ON (low level) | Forced OFF | ALARM1 goes Low, indicating a rise in temperature. Outputs are forced OFF. |

Note: The internal operation of the TSD circuit is independent of the TSENA and $\overline{\text { RESET }}$ pin voltage levels. When pins TSENA and RESET are High, the forced OFF mode by the TSD circuit can not be canceled.

## Serial Data Input Timing Chart



Note 10: Serial data input has no effect on the ON/OFF state of the outputs. When the SI LATCH signal holds the serial data, the output current values and output pulse width are affected.

Parallel Data Input Timing Chart


Note 11: The BLANK signal has not effect on parallel data input. The PWM pulse can be controlled using the BLANK signal. It is recommended that, on completion of data transfer, BLANK be set to High and outputs be turned OFF.

PWM Operating Timing Chart and All Bit Adjustment Using Division by PWMCLK


Note 12: PWM operation timing:
PWM pulse output on the output pins is initiated when BLANK goes Low. (there is simultaneous output on all 16 pins)
Output pulse only once toward BLANK signal's changing once in L from H .
Hence, if PWM data is to be re-used, BLANK must be pulled Low again.
PWMCLK division:
As shown in the central part of the upper figure, the brightness of the LED module can be set to any one of eight levels without adjusting the current value, simply by dividing by PWMCLK.
For large-scale brightness adjustment, division by PWMCLK is recommended.

## Logic Input and Output Timing Waveforms

1. PI CLK (SI CLK) vs PI DATA [7:0] (SI DATA) PI CLK (SI CLK) vs PO DATA [7:0] (SO DATA)


## 2. PI SEL (SI SEL) vs PI CLK (SI CLK)



## 3. PI LATCH (SI LATCH) vs PI CLK (SI CLK)


4. PI SEL (SI SEL) vs PO DATA [7:0] (SO DATA)

5. DOE vs PO DATA [7:0]


## Logic Input and Constant-current Output Timing Waveforms

1. BLANK vs OUT [15:0] with PWMCLK


## 2. RESET vs OUT [15:0]

BLANK


## 3. LED TEST vs OUT [15:0]



## Package Dimensions

HQFP64-P-1010-0.50 Unit:mm


Weight: 0.26 g (typ.)

## Notes on Contents

## 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.
Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

## 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

## IC Usage Considerations

## Notes on Handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
(3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
(4) Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
(5) Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.
If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

## Points to Remember on Handling of ICs

(1) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately. Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.
(2) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature ( Tj ) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.
(3) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

