

# TB62713N, TB62713F

## 7×5 DOT DISPLAY DECODER AND DRIVER (COMMON CATHODE ROW CAPABILITY)

The TB62713N and TB62713F are multifunctional, compact, 7×5 dot matrix LED display drivers.

Each of these ICs can directly drive and control one 7×5 dot matrix LED display.

The display shows the common cathode rows.

Row output uses a constant current, which is set using an external resistor.


The column output is standard PNP output.

A synchronous serial port connects the IC to the CPU.

The different modes of control provided by this device, including Duty Control Register Set, Digit Set, Decode Set and Standby Set, are all based on every 16-bit of serial data.

### FEATURES

- Control circuit power supply voltage  
:  $V_{DD} = 4.5$  to  $5.5V$
- Digit output rating  
:  $-17V / -350mA$
- Row output rating  
:  $17V / 50mA$
- Built-in decoder  
: Decoding based on ASCII code.
- Digit control function  
: Automatically turns on column output OUT-C<sub>0</sub> to OUT-C<sub>4</sub> in sequence.



Weight

SDIP24-P-300-1.78 : 1.62g (Typ.)


SSOP24-P-300-1.00 : 0.32g (Typ.)

961001EBA1


- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

- Maximum transmission frequency (for serial data transmission)  
:  $f_{CLK} = 15\text{MHz}$
- Row output (OUT-R<sub>0</sub> to OUT-R<sub>6</sub>)  
Output current can be set to 50mA using an external resistor.
- Constant current tolerance ( $T_a = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ )  
: Variation between bits =  $\pm 7\%$ , variation between devices (including variation between bits)  
=  $\pm 15\%$ , @ $V_{CE} \geq 0.7\text{V}$
- Package  
: 24-pin SDIP (SDIP24-P-300-1.78)  
24-pin SSOP (SSOP24-P-300-1.00)

**PIN ASSIGNMENT (Top view)**




EQUIVALENT CIRCUIT DIAGRAM / BLOCK DIAGRAM



## PIN DESCRIPTION

PIN NUMBER	PIN NAME	FUNCTION
1	V <sub>DD</sub>	5V power pin.
2	DATA-IN (DI)	Serial data input pin.
3	CLOCK (CK)	Clock input pin. The shift register shifts data on the clock's rising edge.
4	LOAD (LD)	Load signal input pin. The data in the D <sub>8</sub> to D <sub>15</sub> bits of the 16-bit shift register. Are read on the rising edge of the load signal and the current load register is selected from among the Duty Register, the Decode & Digit Register, or Data Registers 0 to 3. The D <sub>0</sub> to D <sub>7</sub> bits contain data corresponding to the same registers just described, which are read on the load signal's falling edge.
5~11	OUT-R <sub>0</sub> to R <sub>6</sub>	Row output pins. These pins output constant sink current. Connect these pins to the LED's cathode.
12	P-GND	Ground pin for row output.
13	TEST-IN2	Product test pin. In normal use, be sure to connect to ground.
14	TEST-IN1	Product test pin. In normal use, be sure to connect to ground.
15, 16, 17, 19, 20	OUT-C <sub>0</sub> to C <sub>4</sub>	Column output pins. These pins output the V <sub>CC</sub> pin voltage as a source current output. Connect these pins to the LED common anodes.
18	V <sub>CC</sub>	Power pin for column output.
21	TEST-OUT	Product test pin. In normal use, be sure to leave this pin open.
22	R-EXT	Current setting pin for the OUT-R <sub>0</sub> to OUT-R <sub>6</sub> pins. Connect a resistor between this pin and GND when setting the current.
23	DATA-OUT (DO)	Serial data output pin. Use this pin when TB62713N or TB62713F devices are cascade-connected.
24	L-GND	Ground pin for logic and analog circuits.

TIMING DIAGRAM



DATA INPUT

- Transfer data to the DATA-IN pin on every 16-bit including address (8bits) and data (8bits). After the 16th clock-signal input following this data transfer, input a load signal from the LD pin.
- Input the load signal using an Active High pulse. The register address is set on the rising edge of the load pulse. On the subsequent falling edge, the data are read as data of the mode of the register.

## DESCRIPTION OF OPERATION

- Data input (DATA-IN, CLOCK, LOAD)

The data are input serially using the SERIAL-IN pin. The data input interface consists of a total of three inputs : SERIAL-IN, LOAD, and CLOCK.

Binary code stored in the 16-bit shift register offers control modes including Duty Control Register Set, Digit Set, Decode Set and Standby Set.

The data are shifted, starting from the MSB, on the rising edge of the clock. Cascade-connecting TB62713N or TB62713F devices provides capability for controlling a larger number of digits extensibility.

The serial data in the 16-bit shift register are used as follows : the four bits D<sub>15</sub> (MSB) to D<sub>12</sub> select the IC operating mode (Table 1), while bits D<sub>11</sub> (MSB) to D<sub>8</sub> select the register corresponding to the operating mode (Table 2).

Bits D<sub>7</sub> to D<sub>0</sub> (LSB) are used for detail settings such as number of digits in use, character settings in each digit, and light intensity of these.

The internal registers are loaded on the rising edge of the LOAD signal, which causes loading of data from an external source into the D<sub>15</sub> (MSB) to D<sub>8</sub> bits of the shift register, operating mode and the corresponding register selection data. On the subsequent falling edge, the detail setting data of D<sub>7</sub> to D<sub>0</sub> (LSB) are loaded.

Normally LOAD is Low. After a serial transfer of 16bits, the input of a High-level pulse loads the data.

Note the following caution. Use the D<sub>15</sub> to D<sub>8</sub> setting and the D<sub>7</sub> to D<sub>0</sub> detail data setting as a pair. If just the D<sub>7</sub> to D<sub>0</sub> data are input without setting D<sub>15</sub> to D<sub>8</sub> an error condition may result, in which the device will not operate normally. The register settings will not be normal. If the current mode is set again by a new signal, the data for D<sub>15</sub> to D<sub>8</sub> must also be re-input.

- Operating precautions

At power-on or after operation in Clear mode (in initial state), the data are reset. If the IC enters Normal mode after data are input and characters are specified, LEDs are lit according to the input data.

Operating the IC in Blank mode (all lights off) or in All ON mode (all lights lit) does not affect the internal data. Setting the IC to Normal mode again continues the LED lighting in the state governed by the settings made immediately before mode change.

Normal mode (not Shut Down, Clear, Blank, or All On mode) continues the operations set in Load Register mode. In Normal mode, operations are governed by any new settings made in the Load register, as soon as the changed setting values are loaded.

## OPERATING MODE SETTINGS

- Operating modes (Table 1)

These ICs support the following five operating modes :

- Blank** : Forcibly turns OFF the constant-current output both for data and digit setting. This mode is not affected by the values in bits D<sub>11</sub> to D<sub>0</sub>.
- Normal** : Used for display operations after the settings of the digits are complete. This mode is not affected by D<sub>11</sub> to D<sub>0</sub>. Note that setting this mode without making any other settings results in a blank display (all lights off).
- Load Register** : Used for the detail settings of the Duty Control Register and for inputting display data. D<sub>11</sub> to D<sub>0</sub> of the shift register are used for the detail settings of the digits currently being driven. (Table 2).
- All On** : Forcibly turns ON the constant-current data output. This mode is not affected by D<sub>11</sub> to D<sub>0</sub>.
- Standby** : Used to set Standby state (in which internal data are not cleared) and to clear data (initialization). The settings in D<sub>3</sub> to D<sub>0</sub> determine the choice between standby state or initialization.

Table 1 Operating mode settings

	REGISTER DATA							HEX CODE	INITIAL SETTING
	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub> ~D <sub>8</sub>	D <sub>7</sub> ~D <sub>4</sub>	D <sub>3</sub> ~D <sub>0</sub>		
BLANK (OUT-n & OUT-R <sub>n</sub> ALL-OFF)	0	0	0	0	—	—	—	0---H	★
NORMAL (OPERATION)	0	0	0	1	—	—	—	1---H	
LOAD REGISTER (DUTY & CHARACTER-DATA)	0	0	1	0	X	X	X	2XXXH	
ALL ON (OUT-C <sub>n</sub> ALL ON)	0	0	1	1	—	—	—	3---H	
STANDBY	0	1	0	0	—	—	X	4--XH	

X=Input H or L. "—" = Are not affected by the truth table.

**LOAD REGISTER SELECTION**

- Load Register Selection modes (Table 2)

These modes select the register to provide the data to control the IC operation. The Load Register selection mode is determined by the settings of D<sub>15</sub> to D<sub>12</sub> and D<sub>11</sub> to D<sub>8</sub> of the shift register

1. Duty Register : Sets the digit output duty cycle. Duty Settings can be made in 16 steps from 0/16 to 15/16. (Table 3)
2. Data Register : Sets 7×5 display characters. D<sub>7</sub> to D<sub>0</sub> are used to set the display characters.

Table 2 Load register selection

	REGISTER DATA							HEX CODE
	D <sub>15</sub> ~D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub> ~D <sub>4</sub>	D <sub>3</sub> ~D <sub>0</sub>	
LOAD DUTY REGISTER	2H	0	0	0	0	X	X	20XXH
LOAD CHARACTER-DATA REGISTER	2H	0	0	0	1	X	X	21XXH

X=Input H or L.

## DUTY CONTROL REGISTER SETTINGS

- Duty Control Register detail settings and operation (Table 3)

Writing 20H to D<sub>15</sub>~D<sub>8</sub> and writing 0~FH to D<sub>3</sub>~D<sub>0</sub> sets the duty cycle shown in the following table for the digit-side source driver output. The duty cycle can be set in 16 steps.

The initial setting is 15/16. After Data Clear, the setting is also 15/16.

The current settings remain in force until changed (to the initial state, Data Clear state, standby state, or by reset execution).

Table 3 Duty control register settings

DUTY CYCLE	REGISTER DATA							INITIAL SETTING
	D <sub>15</sub> ~D <sub>8</sub>	D <sub>7</sub> ~D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	HEX CODE	
0 / 16	20H	—	0	0	0	0	20X0H	
1 / 16	20H	—	0	0	0	1	20X1H	
2 / 16	20H	—	0	0	1	0	20X2H	
3 / 16	20H	—	0	0	1	1	20X3H	
4 / 16	20H	—	0	1	0	0	20X4H	
5 / 16	20H	—	0	1	0	1	20X5H	
6 / 16	20H	—	0	1	1	0	20X6H	
7 / 16	20H	—	0	1	1	1	20X7H	
8 / 16	20H	—	1	0	0	0	20X8H	
9 / 16	20H	—	1	0	0	1	20X9H	
10 / 16	20H	—	1	0	1	0	20XAH	
11 / 16	20H	—	1	0	1	1	20XBH	
12 / 16	20H	—	1	1	0	0	20XCH	
13 / 16	20H	—	1	1	0	1	20XDH	
14 / 16	20H	—	1	1	1	0	20XEH	
15 / 16	20H	—	1	1	1	1	20XFH	★

X=Input H or L. "—" = Are not affected by the truth table.

**STANDBY MODE SETTINGS**

- Standby mode settings and operation (Table 4)

Writing 4H to D<sub>15</sub>~D<sub>8</sub> and writing 0001 to D<sub>3</sub>~D<sub>0</sub> sets Standby mode. Writing 4H to D<sub>15</sub>~D<sub>8</sub> and writing 0001 to D<sub>3</sub>~D<sub>0</sub> sets All Data Clear mode.

Standby mode maintains the settings made immediately before this mode came in force, turns the output current OFF, and controls the bias current the internal circuits. Resets all settings to their initial states.

Table 7 Standby mode settings

	REGISTER DATA							HEX CODE
	D <sub>15</sub> ~D <sub>8</sub>	D <sub>7</sub> ~D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
STANDBY (NO DATA CLEAR)	4-H	—	0	0	0	0	4XX0H	
ALL DATA CLEAR	4-H	—	0	0	0	1	4XX1H	

X=Input H or L. "—" = Are not affected by the truth table.

• Character (ASCII) generator decoding

As the following table shows, the characters are decoded using combinations of the data in D0 to D7.

Table 6.1 List of ASCII character set decoding data

D7	D6	D5	D4	HEX	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	0	0	0	0																
0	0	0	1	1																
0	0	1	0	2																
0	0	1	1	3																
0	1	0	0	4																
0	1	0	1	5																
0	1	1	0	6																
0	1	1	1	7																

See Table 6.2.

TB62713N/F - 11





## MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage for Logic Circuits	V <sub>DD</sub>	7.0	V
Supply Voltage	V <sub>CC</sub>	17	V
OUT-C <sub>0</sub> to OUT-C <sub>3</sub> Output Current	I <sub>CO</sub>	- 420	mA
OUT-R <sub>0</sub> to OUT-R <sub>6</sub> Output Current	I <sub>RO</sub>	60	mA
Output Current for Logic Block	I <sub>OH</sub> /I <sub>OL</sub>	± 5	mA
Input Voltage	V <sub>IN</sub>	- 0.3~V <sub>DD</sub> + 0.3	V
Operating Frequency	f <sub>CK</sub>	15.0	MHz
Total Supply Current	I <sub>VDD</sub>	420	mA
Power Dissipation	TB62713N	P <sub>D</sub>	W
	TB62713F		
Operating Temperature	T <sub>opr</sub>	- 40~85	°C
Storage Temperature	T <sub>stg</sub>	- 55~150	°C

## ELECTRICAL CHARACTERISTICS

(Unless otherwise stated, V<sub>DD</sub> = 5.0V, V<sub>CC</sub> = 5.0V, R<sub>EXT</sub> = 580Ω, Ta = - 40 to 85°C)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Perating Power Supply Current for Output Block	I <sub>CC1</sub>	1	SET NORMAL OPE. MODE, R <sub>EXT</sub> = 590Ω @OUT-R <sub>0</sub> ~R <sub>6</sub> ALL ON, Ta = 25°C	—	370	—	mA
	I <sub>CC2</sub>	1	SET NORMAL OPE. MODE, R <sub>EXT</sub> = 590Ω @OUT-R <sub>0</sub> ~R <sub>6</sub> ALL ON, V <sub>CC</sub> = 12V, Ta = 25°C	—	390	—	
OUT-C <sub>0</sub> to OUT-C <sub>4</sub> Scan Frequency	f <sub>OSC</sub>	2	NORMAL OPE. MODE, V <sub>DD</sub> = 4.5~5.5V	300	600	1200	Hz
OUT-R <sub>0</sub> to OUT-R <sub>6</sub> Output Sink Current	I <sub>RO</sub>	3	NORMAL OPE. MODE, V <sub>CE</sub> = 0.7V, R <sub>EXT</sub> = 590Ω	36.5	43.0	49.4	mA
OUT-C <sub>0</sub> to C <sub>4</sub> Output Leakage Current	I <sub>leak1</sub>	4	ALL OFF MODE, V <sub>CC</sub> = 17V	—	—	- 20	μA
OUT-R <sub>0</sub> to R <sub>6</sub> Output Leakage Current	I <sub>leak2</sub>	4	ALL OFF MODE, V <sub>CC</sub> = 17V	—	—	20	μA
OUT-C <sub>0</sub> to C <sub>4</sub> Output Voltage	V <sub>OUT</sub>	5	NORMAL OPE. MODE, I <sub>OUT-C<sub>n</sub></sub> = - 350mA	3.0	—	—	V

## Logic block

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Static Power Supply Current for Logic Circuits	I <sub>DD1</sub>	6	STANDBY MODE, Ta = 25°C	—	—	200	μA
	I <sub>DD2</sub>	6	BLANK MODE, Ta = 25°C	—	—	12.5	mA
Operating Power Supply Current for Logic Circuits	I <sub>DD3</sub>	6	NORMAL OPE. MODE, f <sub>CLK</sub> = 10MHz, DATA-IN : OUT-R <sub>0</sub> ~R <sub>6</sub> = ON, Ta = 25°C	—	—	20.5	mA
High Input Current for Logic Circuits	I <sub>IH</sub>	—	DATA-IN, LOAD & CLOCK : V <sub>IN</sub> = 5V	—	—	1	μA
Low Input Current for Logic Circuits	I <sub>IL</sub>	—	DATA-IN, LOAD & CLOCK : V <sub>IN</sub> = 0V	—	—	-1	μA
High Output Voltage for Logic Circuits	V <sub>OH1</sub>	6	DATA-OUT, I <sub>OH</sub> = -1.0mA	4.6	—	—	V
	V <sub>OH2</sub>	6	DATA-OUT, I <sub>OH</sub> = -1.0μA	—	V <sub>DD</sub>	—	
Low Output Voltage for Logic Circuits	V <sub>OL1</sub>	6	DATA-OUT, I <sub>OL</sub> = 1.0mA	—	—	0.4	V
	V <sub>OL2</sub>	6	DATA-OUT, I <sub>OH</sub> = 1.0μA	—	0.1	—	
Clock Frequency	f <sub>CLK</sub>	6	CASCADE CONNECTED, Ta = -40~85°C	10	—	—	MHz

SWITCHING CHARACTERISTICS (Unless otherwise stated,  $V_{DD} = 5.0V$ ,  $V_{CC} = 5.0V$ ,  $T_a = 25^\circ C$ )

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Data Hold Time (D-IN-CLOCK)	$t_{DHO}$	—	—	—	10	—	ns
Data Setup Time (D-IN-CLOCK)	$t_{DST}$	—	—	—	20	—	ns
Serial Output Delay Time (CLOCK-D-OUT)	$t_{PDSO}$	—	$C_L = 10pF$	—	25	—	ns
High Clock Pulse Width	$t_{CKH}$	—	—	—	30	—	ns
Low Clock Pulse Width	$t_{CKL}$	—	—	—	30	—	ns
Load Pulse Width	$t_{wLD}$	—	—	—	100	—	ns
Load Clock Time (CLOCK-LOAD)	$t_{CLK-LD}$	—	—	—	50	—	ns
Clock Load Time (LOAD-CLOCK)	$t_{LD-CLK}$	—	—	—	50	—	ns
OUT-C <sub>0</sub> to OUT-C <sub>6</sub> Output Delay Time (LOAD-OUT-C <sub>n</sub> )	$t_{PD CO}$	—	$C_L = 10pF$	—	—	5.0	$\mu s$
OUT-C <sub>0</sub> to OUT-C <sub>6</sub> Output Rise Time (OUT-C <sub>n</sub> )	$t_r CO$	—	$C_L = 10pF$	0.2	1.0	—	$\mu s$
OUT-C <sub>0</sub> to OUT-C <sub>6</sub> Output Fall Time (OUT-C <sub>n</sub> )	$t_f CO$	—	$C_L = 10pF$	0.2	1.0	—	$\mu s$
OUT-R <sub>0</sub> to OUT-R <sub>4</sub> Output Delay Time (LOAD-OUT-R <sub>n</sub> )	$t_{PD RO}$	—	$C_L = 10pF$	—	—	10.0	$\mu s$
OUT-R <sub>0</sub> to OUT-R <sub>4</sub> Output Rise Time (OUT-R <sub>n</sub> )	$t_r RO$	—	$C_L = 10pF$	0.4	2.0	—	$\mu s$
OUT-R <sub>0</sub> to OUT-R <sub>4</sub> Output Fall Time (OUT-R <sub>n</sub> )	$t_f RO$	—	$C_L = 10pF$	0.4	2.0	—	$\mu s$

**RECOMMENDED OPERATING CONDITIONS**(Unless otherwise stated,  $V_{DD} = 5.0V$ ,  $V_{CC} = 5.0V$ ,  $T_a = -40$  to  $85^\circ C$ )

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage for Output Block	$V_{CC}$	—	—	4.0	—	15.0	V
OUT-R <sub>0</sub> to R <sub>4</sub> Output Source Current	$I_{CO}$	—	$V_{OUT} = 3.0V$	—	—	-280	mA
OUT-C <sub>0</sub> to C <sub>6</sub> Output Sink Current	$I_{RO}$	—	$V_{CE} = 0.7V$	—	—	50	mA

## Logic block


CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage for Logic Block	$V_{DD}$	—	—	4.5	—	5.5	V
High Input Current for Logic Circuits	$I_{IH}$	—	DATA-IN, LOAD & CLOCK, $V_{IN} = V_{DD}$	—	—	1	$\mu A$
Low Input Current for Logic Circuits	$I_{IL}$	—	DATA-IN, LOAD & CLOCK, $V_{IN} = 0V$	—	—	-1	$\mu A$
High Input Voltage for Logic Circuits	$V_{IH}$	—	—	0.7 $V_{DD}$	—	—	V
Low Input Voltage for Logic Circuits	$V_{IL}$	—	—	—	—	0.3 $V_{DD}$	V

**SWITCHING CONDITIONS**


CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Data Hold Time (D-IN-CLOCK)	$t_{DHO}$	—	—	30	—	—	ns
Data Setup Time (D-IN-CLOCK)	$t_{DST}$	—	—	50	—	—	ns
Serial Output Delay Time (CLOCK-D-OUT)	$t_{PD SO}$	—	$C_L = 10pF$	50	—	—	ns
High Clock Pulse Width	$t_{CKH}$	—	—	30	—	—	ns
Low Clock Pulse Width	$t_{CKL}$	—	—	30	—	—	ns
Load Pulse Width	$t_{wLD}$	—	—	150	—	—	ns
Load Clock Time (CLOCK-LOAD)	$t_{CLKLD}$	—	—	100	—	—	ns
Clock Load Time (LOAD-CLOCK)	$t_{LDCLK}$	—	—	100	—	—	ns

TEST CIRCUITS


(1)  $I_{CC1}$ ,  $I_{CC2}$




(2)  $f_{OSC}$




(3)  $I_{SEG}$




(4)  $I_{leak1}$ ,  $I_{leak2}$







(5)  $V_{OUT}$




(6)  $I_{DD1}$ ,  $I_{DD2}$ ,  $I_{DD3}$ ,  $V_{OH1}$ ,  $V_{OH2}$ ,  $V_{OL1}$ ,  $V_{OL2}$ ,  $f_{CLK}$





EXTERNAL RESISTANCE AND OUTPUT CURRENT VALUES



The following diagram shows the application circuit.


Because operation may be unstable due to influences such as the electromagnetic induction of the wiring, the IC should be located as close as possible to the LED.

The L-GND and P-GND of this IC are connected to the substrate in the IC.

Take care to avoid a potential difference exceeding 0.4V at two pins.

When executing the pattern layout, Toshiba recommends not including inductance components in the GND or output pin lines, and not inserting capacitance components exceeding 50pF between the R<sub>EXT</sub> pin and GND.

**APPLICATION CIRCUIT EXAMPLE (Connection example)**




**PRECAUTIONS for USING**

Utmost care is necessary in the design of the output line, VCC (VDD) and GND (L-GND, P-GND) line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

OUTLINE DRAWING  
SDIP24-P-300-1.78


Unit : mm



Weight : 1.62g (Typ.)

OUTLINE DRAWING  
SSOP24-P-300-1.00

Unit : mm



Weight : 0.32g (Typ.)