



1 nV/ $\sqrt{\text{Hz}}$ Low Noise 210°C Instrumentation Amplifier

Known Good Die

AD8229-KGD

FEATURES

Designed for 210°C operation

Low noise

1 nV/ $\sqrt{\text{Hz}}$ input noise

45 nV/ $\sqrt{\text{Hz}}$ output noise

High CMRR

126 dB CMRR (minimum), G = 100

80 dB CMRR (minimum) to 5 kHz, G = 1

Excellent ac specifications

15 MHz bandwidth (G = 1)

1.2 MHz bandwidth (G = 100)

22 V/ μs slew rate

THD: 130 dB (1 kHz, G = 1)

Versatile

± 4 V to ± 17 V dual supply

Gain set with single resistor (G = 1 to 1000)

Temperature range: -40°C to +210°C

Known good die (KGD): these die are fully guaranteed to data sheet specifications

APPLICATIONS

Down-hole instrumentation

Harsh environment data acquisition

Exhaust gas measurements

Vibration analysis

GENERAL DESCRIPTION


The AD8229-KGD is an ultralow noise instrumentation amplifier designed for measuring small signals in the presence of large common-mode voltages and high temperatures.

The AD8229-KGD has been designed for high temperature operation. The process is dielectrically isolated to avoid leakage currents at high temperatures. The design architecture was chosen to compensate for the low V_{BE} voltages at high temperatures.

The AD8229-KGD excels at distinguishing tiny signals. It delivers industry leading 1 nV/ $\sqrt{\text{Hz}}$ input noise performance. The high CMRR of the AD8229-KGD prevents unwanted signals from corrupting the acquisition. The CMRR increases as the gain increases, offering high rejection when it is most needed.

The AD8229-KGD is one of the fastest instrumentation amplifiers available. Its current feedback architecture provides bandwidth that is quite high, even at high gains, for example, 1.2 MHz at G = 100. With the high bandwidth comes excellent distortion performance, allowing use in demanding applications such as vibration analysis.

FUNCTIONAL BLOCK DIAGRAM



10107-003

Figure 1.

Gain is set from 1 to 1000 with a single resistor. A reference pin allows the user to offset the output voltage. This feature is useful when interfacing with analog-to-digital converters.

Additional application and technical information can be found in the [AD8229](#) standard product data sheet.




Figure 2. Typical Input Offset vs. Temperature (G = 100)

00412-Q16

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	6
Applications.....	1	ESD Caution.....	6
General Description	1	Pad Configuration and Function Descriptions	7
Functional Block Diagram	1	Outline Dimensions	8
Revision History	2	Die Specifications and Assembly Recommendations	8
Specifications.....	3	Ordering Guide	8

REVISION HISTORY

8/11—Revision 0: Initial Version

SPECIFICATIONS

$+V_S = 15 \text{ V}$, $-V_S = -15 \text{ V}$, $V_{\text{REF}} = 0 \text{ V}$, $T_A = 25^\circ\text{C}$, $G = 1$, $R_L = 10 \text{ k}\Omega$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)					
CMRR DC to 60 Hz with 1 k Ω Source Imbalance $G = 1$	$V_{\text{CM}} = \pm 10 \text{ V}$	86			dB
Temperature Drift $G = 10$	$T_A = -40^\circ\text{C} \text{ to } +210^\circ\text{C}$	106	300		nV/V/ $^\circ\text{C}$
Temperature Drift $G = 100$	$T_A = -40^\circ\text{C} \text{ to } +210^\circ\text{C}$	126	30		nV/V/ $^\circ\text{C}$
Temperature Drift $G = 1000$	$T_A = -40^\circ\text{C} \text{ to } +210^\circ\text{C}$	134	3		nV/V/ $^\circ\text{C}$
CMRR at 5 kHz	$V_{\text{CM}} = \pm 10 \text{ V}$				
$G = 1$		80			dB
$G = 10$		90			dB
$G = 100$		90			dB
$G = 1000$		90			dB
VOLTAGE NOISE	$V_{\text{IN+}}, V_{\text{IN-}} = 0 \text{ V}$				
Spectral Density ¹ : 1 kHz		1	1.1		nV/ $\sqrt{\text{Hz}}$
Input Voltage Noise, e_{ni}		45	50		nV/ $\sqrt{\text{Hz}}$
Output Voltage Noise, e_{no}					
Peak to Peak: 0.1 Hz to 10 Hz		2			$\mu\text{V p-p}$
$G = 1$		100			nV p-p
$G = 1000$					
CURRENT NOISE					
Spectral Density: 1 kHz		1.5			pA/ $\sqrt{\text{Hz}}$
Peak to Peak: 0.1 Hz to 10 Hz		100			pA p-p
VOLTAGE OFFSET	$V_{\text{OS}} = V_{\text{OSI}} + V_{\text{OSO}}/G$				
Input Offset, V_{OSI}			100		μV
Average TC	$-40^\circ\text{C} \text{ to } +210^\circ\text{C}$	0.1	1		$\mu\text{V}/^\circ\text{C}$
Output Offset, V_{OSO}			1000		μV
Average TC	$-40^\circ\text{C} \text{ to } +210^\circ\text{C}$	3	10		$\mu\text{V}/^\circ\text{C}$
Offset RTI vs. Supply (PSR)	$V_S = \pm 5 \text{ V} \text{ to } \pm 15 \text{ V}$				
$G = 1$	$-40^\circ\text{C} \text{ to } +210^\circ\text{C}$	86			dB
$G = 10$	$-40^\circ\text{C} \text{ to } +210^\circ\text{C}$	106			dB
$G = 100$	$-40^\circ\text{C} \text{ to } +210^\circ\text{C}$	126			dB
$G = 1000$	$-40^\circ\text{C} \text{ to } +210^\circ\text{C}$	130			dB
INPUT CURRENT					
Input Bias Current			70		nA
High Temperature	$T_A = 210^\circ\text{C}$		200		nA
Input Offset Current			35		nA
High Temperature	$T_A = 210^\circ\text{C}$		50		nA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC RESPONSE					
Small Signal Bandwidth – 3 dB					
G = 1		15			MHz
G = 10		4			MHz
G = 100		1.2			MHz
G = 1000		0.15			MHz
Settling Time 0.01%	10 V step				
G = 1		0.75			μs
G = 10		0.65			μs
G = 100		0.85			μs
G = 1000		5			μs
Settling Time 0.001%	10 V step				
G = 1		0.9			μs
G = 10		0.9			μs
G = 100		1.2			μs
G = 1000		7			μs
Slew Rate					
G = 1 to 100		22			V/μs
GAIN ²	$G = 1 + (6 \text{ kΩ}/R_G)$				
Gain Range		1		1000	V/V
Gain Error	$V_{\text{OUT}} = \pm 10 \text{ V}$				
G = 1		0.01	0.03		%
G = 10		0.05	0.3		%
G = 100		0.05	0.3		%
G = 1000		0.1	0.3		%
Gain Nonlinearity	$V_{\text{OUT}} = -10 \text{ V} \text{ to } +10 \text{ V}$				
G = 1 to 1000	$R_L = 10 \text{ kΩ}$	2			ppm
Gain vs. Temperature					
G = 1	-40°C to $+210^{\circ}\text{C}$	2	5		ppm/°C
G > 10	-40°C to $+210^{\circ}\text{C}$			-100	ppm/°C
INPUT					
Impedance (Pin to Ground) ³			1.5 3		$\text{GΩ} \text{pF}$
Input Operating Voltage Range ⁴	$V_S = \pm 5 \text{ V} \text{ to } \pm 18 \text{ V}$ for dual supplies	$-V_S + 2.8$		$+V_S - 2.5$	V
Over Temperature	-40°C to $+210^{\circ}\text{C}$	$-V_S + 2.8$		$+V_S - 2.5$	V
OUTPUT					
Output Swing	$R_L = 2 \text{ kΩ}$	$-V_S + 1.9$		$+V_S - 1.5$	V
High Temperature	$T_A = 210^{\circ}\text{C}$	$-V_S + 1.1$		$+V_S - 1.1$	V
Output Swing	$R_L = 10 \text{ kΩ}$	$-V_S + 1.8$		$+V_S - 1.2$	V
High Temperature	$T_A = 210^{\circ}\text{C}$	$-V_S + 1.1$		$+V_S - 1.1$	V
Short-Circuit Current		35			mA
REFERENCE INPUT					
R_{IN}		10			kΩ
I_{IN}		70			μA
Voltage Range	$V_{\text{IN}}+, V_{\text{IN}}- = 0 \text{ V}$	$-V_S$		$+V_S$	V
Reference Gain to Output		1			V/V
Reference Gain Error		0.01			%

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLY					
Operating Range		±4		±17	V
Quiescent Current			6.7	7	mA
High Temperature	T _A = 210°C			12	mA
TEMPERATURE RANGE					
For Specified Performance ⁵		–40		+210	°C

¹ Total Voltage Noise = $\sqrt{(e_{ni}^2 + (e_{no}/G)^2) + e_{RG}^2}$.

² These specifications do not include the tolerance of the external gain setting resistor, R_G. For G>1, R_G errors should be added to the specifications given in this table.

³ Differential and common-mode input impedance can be calculated from the pin impedance: Z_{DIFF} = 2(Z_{PIN}); Z_{CM} = Z_{PIN}/2.

⁴ Input voltage range of the AD8229-KGD input stage only. The input range can depend on the common-mode voltage, differential voltage, gain, and reference voltage.

⁵ Performance at 210°C is guaranteed for 1000 hours assuming that the maximum junction temperature listed in the Absolute Maximum Ratings, Table 2 is not exceeded.

ABSOLUTE MAXIMUM RATINGS**Table 2.**

Parameter	Rating
Supply Voltage	$\pm 17\text{ V}$
Output Short-Circuit Current Duration	Indefinite
Maximum Voltage at $-\text{IN}$, $+\text{IN}^1$	$\pm V_s$
Differential Input Voltage ¹	
Gain ≤ 4	$\pm V_s$
$4 > \text{Gain} > 50$	$\pm 50\text{ V/gain}$
Gain ≥ 50	$\pm 1\text{ V}$
Maximum Voltage at REF	$\pm V_s$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Specified Temperature Range	-40°C to $+210^\circ\text{C}$
Maximum Junction Temperature	245°C

¹For voltages beyond these limits, use input protection resistors.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION**ESD (electrostatic discharge) sensitive device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PAD CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pad Configuration

Table 3. Pad Function Descriptions¹

Pad No.	X-Axis (μm)	Y-Axis (μm)	Mnemonic	Pad Type	Description
1	-661	+665	-IN	Single	Negative Input Pad.
2	-661	+525	R _G	Single	Gain Setting Pad.
3	-661	+331	R _G	Double	Gain Setting Pad.
4	-661	+83	R _G	Double	Gain Setting Pad.
5	-661	-111	R _G	Single	Gain Setting Pad.
6	-661	-251	+IN	Single	Positive Input Pad.
7	+682	-1231	-V _S	Single	Negative Power Supply Pad.
8	+538	-839	REF	Double	Reference Voltage Pad.
9	+626	+337	V _{OUT}	Single	Output Pad.
10	+717	+979	+V _S	Single	Positive Power Supply Pad.

¹ To minimize gain errors introduced by the bond wires, use Kelvin connections between the chip and the gain resistor, RG, by connecting Pad 2 and Pad 3 in parallel to one end of RG, and connecting Pad 4 and Pad 5 in parallel to the other end of RG. For unity-gain applications where RG is not required, Pad 2 and Pad 3 must be bonded together as do Pad 4 and Pad 5.

OUTLINE DIMENSIONS




Figure 4. AD8229-KGD Die
1.755 mm × 2.890 mm Die Size
(Dimensions shown in millimeters)

08-16-2011-A

DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 4. Die Specifications

Parameter	Value	Unit ¹
Chip Size	1665 × 2800	µm
Scribe Line Width	90 × 90	µm
Die Size	1.755 × 2.890	mm (maximum)
Thickness	483 ± 10	µm
Bond Pad	92 × 92	µm (minimum)
Bond Pad Composition	0.5 AlCu	%
Backside	Bare	N/A
Passivation	Polymide	N/A

¹ N/A means not applicable.

Table 5. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	No special requirements
Bonding Method	Gold ball or aluminum wedge
Bonding Sequence	Any

ORDERING GUIDE

Model	Temperature Range	Package Option
AD8229-KGD-CHIPS	-40°C to +210°C	Die Only