



# TZA3012HW

30 Mbit/s up to 3.2 Gbit/s A-Rate fiber-optic receiver

Rev. 01 — 15 December 2005

Product data sheet

## 1. General description

The TZA3012HW is a fully integrated optical network receiver containing a dual limiter, data and clock recovery and demultiplexer with demultiplexing ratios of 1 : 16, 1 : 10, 1 : 8, or 1 : 4.

The A-rate feature allows the IC to operate at any bit rate between 30 Mbit/s and 3.2 Gbit/s using a single reference frequency. The receiver supports loop modes with serial clock and data inputs and outputs. All clock signals are generated using a fractional N synthesizer with 10 Hz resolution giving a true, continuous rate operation. For full configuration flexibility, the receiver can be configured by pin or via the I<sup>2</sup>C-bus.

### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

## 2. Features

### 2.1 General

- Single 3.3 V supply voltage
- I<sup>2</sup>C-bus and pin configured fiber-optic receiver

### 2.2 Dual limiter

- Dual limiting input with 12 mV sensitivity
- Received Signal Strength Indicator (RSSI)
- Loss-Of-Signal (LOS) indicator with threshold adjust
- Differential overvoltage protection

### 2.3 Data and clock recovery

- Supports SHD/SONET bit rates at 155.52 Mbit/s, 622.08 Mbit/s, 2488.32 Mbit/s and 2666.06 Mbit/s (STM16/OC48 + FEC)
- Supports Gigabit Ethernet at 1250 Mbit/s and 3125 Mbit/s
- Supports Fiber Channel at 1062.5 Mbit/s and 2125 Mbit/s
- ITU-T compliant jitter tolerance
- Frequency lock indicator
- Stable clock signal when input data absent
- Outputs for recovered data and clock loop mode

**PHILIPS**

## 2.4 Demultiplexer

- Demultiplexing ratios of 1 : 16, 1 : 10, 1 : 8 or 1 : 4
- Low Voltage Positive Emitter Coupled Logic (LVPECL) or Common Mode Logic (CML) demultiplexer outputs
- Parity bit generation
- Loop mode inputs to demultiplexer

## 2.5 Additional features with I<sup>2</sup>C-bus

- A-rate supports any bit rate from 30 Mbit/s to 3.2 Gbit/s with one reference frequency
- Programmable frequency resolution of 10 Hz
- Four reference frequency ranges
- Adjustable swing of data, clock and parallel outputs
- Programmable polarity of all RF I/Os
- Exchangeable pin designations of RF clock with data for all I/Os for optimum connectivity
- Reversible pin designations of parallel data bus bits for optimum connectivity
- Slice level adjustment to improve Bit Error Rate (BER)
- Mute function for a forced logic 0 output state
- Programmable parity

## 3. Applications


- Any optical transmission system with bit rates between 30 Mbit/s and 3.2 Gbit/s
- Physical interface IC in receive channels
- Transponder applications
- Dense Wavelength Division Multiplexing (DWDM) systems

## 4. Ordering information

Table 1: Ordering information

Type number	Package		Version
	Name	Description	
TZA3012HW	HTQFP100	plastic thermal enhanced thin quad flat package; 100 leads; body 14 × 14 × 1 mm; exposed die pad	SOT638-1

5. Block diagram



## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration

## 6.2 Pin description

**Table 2: Pin description**

Symbol	Pin	Description
V <sub>CCD</sub>	1	supply voltage (digital signal part)
PRSCLO	2	prescaler output
PRSCLOQ	3	prescaler inverted output
UI	4	user interface select input
LOS1	5	first input channel loss-of-signal output
RSSI1	6	first input channel received signal strength indicator output
LOSTH1	7	first input channel loss-of-signal threshold input
V <sub>CCA</sub>	8	supply voltage (analog part)
IN1	9	first channel input
IN1Q	10	first channel inverted input
V <sub>CCA</sub>	11	supply voltage (analog part)
INSEL	12	input selector
WINSIZE	13	wide and narrow frequency detect window select input
RREF	14	reference resistor input
V <sub>CCA</sub>	15	supply voltage (analog part)
IN2	16	second channel input
IN2Q	17	second channel inverted input
V <sub>CCA</sub>	18	supply voltage (analog part)
LOSTH2	19	second input channel loss-of-signal threshold input
RSSI2	20	second input channel received signal strength indicator output
LOS2	21	second input channel loss-of-signal output
CS/DR0	22	chip select input or data rate select input 2
SDA/DR1	23	I <sup>2</sup> C-bus serial data input and output or data rate select input 1
SCL/DR2	24	I <sup>2</sup> C-bus serial clock input or data rate select input 2
V <sub>DD</sub>	25	supply voltage (digital controller part)
V <sub>EE</sub>	26	ground
INWINDOW	27	frequency window detector output
i.c.	28	internally connected; leave open
i.c.	29	internally connected; leave open
DMXR0	30	demultiplexing ratio select 0
DMXR1	31	demultiplexing ratio select 1
V <sub>CCO</sub>	32	supply voltage (clock generator part)
CREF	33	reference clock input
CREFQ	34	reference clock inverted input
V <sub>CCD</sub>	35	supply voltage (digital signal part)
n.c.	36	not connected
n.c.	37	not connected
PARITY	38	parity output
PARITYQ	39	parity inverted output

Table 2: Pin description ...continued

Symbol	Pin	Description
V <sub>CCD</sub>	40	supply voltage (digital signal part)
POCLK	41	parallel clock output
POCLKQ	42	parallel clock inverted output
V <sub>CCD</sub>	43	supply voltage (digital signal part)
D00	44	parallel data 00 output
D00Q	45	parallel data 00 inverted output
D01	46	parallel data 01 output
D01Q	47	parallel data 01 inverted output
D02	48	parallel data 02 output
D02Q	49	parallel data 02 inverted output
V <sub>EE</sub>	50	ground
V <sub>CCD</sub>	51	supply voltage (digital signal part)
V <sub>EE</sub>	52	ground
D03	53	parallel data 03 output
D03Q	54	parallel data 03 inverted output
D04	55	parallel data 04 output
D04Q	56	parallel data 04 inverted output
D05	57	parallel data 05 output
D05Q	58	parallel data 05 inverted output
D06	59	parallel data 06 output
D06Q	60	parallel data 06 inverted output
D07	61	parallel data 07 output
D07Q	62	parallel data 07 inverted output
V <sub>EE</sub>	63	ground
D08	64	parallel data 08 output
D08Q	65	parallel data 08 inverted output
D09	66	parallel data 09 output
D09Q	67	parallel data 09 inverted output
D10	68	parallel data 10 output
D10Q	69	parallel data 10 inverted output
D11	70	parallel data 11 output
D11Q	71	parallel data 11 inverted output
D12	72	parallel data 12 output
D12Q	73	parallel data 12 inverted output
V <sub>EE</sub>	74	ground
V <sub>CCD</sub>	75	supply voltage (digital signal part)
V <sub>CCD</sub>	76	supply voltage (digital signal part)
D13	77	parallel data 13 output
D13Q	78	parallel data 13 inverted output
D14	79	parallel data 14 output
D14Q	80	parallel data 14 inverted output

Table 2: Pin description ...continued

Symbol	Pin	Description
D15	81	parallel data 15 output
D15Q	82	parallel data 15 inverted output
V <sub>CCD</sub>	83	supply voltage (digital signal part)
CLOOP	84	loop mode clock input
CLOOPQ	85	loop mode clock inverted input
V <sub>CCD</sub>	86	supply voltage (digital signal part)
DLOOP	87	loop mode data input
DLOOPQ	88	loop mode data inverted input
V <sub>CCD</sub>	89	supply voltage (digital signal part)
ENLOUTQ	90	line loop back enable input (active LOW)
ENLINQ	91	diagnostic loop back enable input (active LOW)
INT	92	interrupt output
V <sub>CCD</sub>	93	supply voltage (digital signal part)
COUT	94	recovered clock output
COUTQ	95	recovered clock inverted output
V <sub>CCD</sub>	96	supply voltage (digital signal part)
DOUT	97	recovered data output
DOUTQ	98	recovered data inverted output
V <sub>CCD</sub>	99	supply voltage (digital signal part)
V <sub>EE</sub>	100	ground
V <sub>EE</sub>	die pad	common ground plane

## 7. Limiting values

**Table 3: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CCA}$	analog supply voltage		-0.5	+3.6	V
$V_{CCD}$	digital supply voltage		-0.5	+3.6	V
$V_{CCO}$	oscillator supply voltage		-0.5	+3.6	V
$V_{DD}$	supply voltage		-0.5	+3.6	V
$V_n$	voltage on pin n				
	D00 to D15, D00Q to D15Q, POCLK, POCLKQ, PARITY, PARITYQ, PRSCLO and PRSCLOQ		$V_{CC} - 2.5$	$V_{CC} + 0.5$	V
	LOSTH1, LOSTH2 and RREF		-0.5	$V_{CC} + 0.5$	V
	RSSI1 and RSSI2		-0.5	$V_{CC} + 0.5$	V
	UI, INSEL, WINSIZE, CS, SDA, SCL, DMXR0, DMXR1, ENLOUTQ and ENLINQ		-0.5	$V_{CC} + 0.5$	V
	LOS1, LOS2 and INWINDOW		-0.5	$V_{CC} + 0.5$	V
	INT		-0.5	$V_{CC} + 0.5$	V
$I_{I(n)}$	input current on pin n				
	IN1, IN1Q, IN2 and IN2Q		-30	+30	mA
	CREF, CREFQ, CLOOP, CLOOPQ, DLOOP and DLOOPQ		-20	+20	mA
	INT		-2	+2	mA
$T_{amb}$	ambient temperature		-40	+85	°C
$T_j$	junction temperature		-	+125	°C
$T_{stg}$	storage temperature		-65	+150	°C

## 8. Thermal characteristics

**Table 4: Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient		[1][2] 16	K/W

[1] In compliance with JEDEC standards JESD 51-5 and JESD 51-7.

[2] Four-layer Printed-Circuit Board (PCB) in still air with 36 plated vias connected with the heatsink and the second and fourth layer in the PCB.



## 9. Characteristics

**Table 5: Default measurement settings**

All measurements are done with the default settings.

Parameter	Pin
Pin configured mode	UI = LOW
STM16/OC48	DR0 = LOW, DR1 = HIGH, DR2 = LOW
Limiter 1 active	INSEL = HIGH
Detect window 1000 ppm	WINSIZE = HIGH
Disabled DOUT and COUT	ENLOUTQ = HIGH
Disabled DLOOP and CLOOP	ENLINQ = HIGH
DMX ratio = 1 : 16	DMXR0 = HIGH, DMXR1 = HIGH
Reference frequency	CREF and CREFQ = 19.44 MHz
LOS2 switched off	LOSTH2 = not connected
D00 to D15 and D00Q to D15Q	not connected
PARITY, PARITYQ	not connected
POCLK, POCLKQ	not connected
PRSCLO and PRSCLOQ	not connected

**Table 6: Supply characteristics**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies: pins <math>V_{CCA}</math>, <math>V_{CCD}</math>, <math>V_{CCO}</math></b>						
$V_{CC}$	supply voltage		3.14	3.30	3.47	V
$I_{CCA}$	analog supply current		15	20	27	mA
$I_{CCD}$	digital supply current		270	350	450	mA
$I_{CCO}$	oscillator supply current		20	25	33	mA
$I_{CC(tot)}$	total supply current		[1] 305	395	511	mA
<b>Digital controller: pins <math>V_{DD}</math></b>						
$V_{DD}$	supply voltage		3.14	3.30	3.47	V
$I_{DD}$	supply current		0	0	1	mA
<b>General</b>						
$P_{tot}$	total power dissipation		[1] 0.96	1.3	1.77	W
<b>Reference: pin RREF</b>						
$V_{ref}$	reference voltage	10 k $\Omega$ to 20 k $\Omega$ to $V_{EE}$	1.17	1.21	1.26	V

[1] The total supply current and power dissipation are dependent on the IC setups such as swing and loop modes and termination conditions.

**Table 7: Logic control input and output characteristics**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>CMOS input: pins UI, DR0, DR1, DR2, INSEL, WINSIZE, DMXR0, DMXR1, ENLOUTQ and ENLINQ</b>						
$V_{IL}$	LOW-state input voltage		-	-	$0.2V_{CC}$	V
$V_{IH}$	HIGH-state input voltage		$0.8V_{CC}$	-	-	V
$I_{IL}$	LOW-state input current	$V_{IL} = 0\text{ V}$	-200	-	-	$\mu\text{A}$
$I_{IH}$	HIGH-state input current	$V_{IH} = V_{CC}$	-	-	10	$\mu\text{A}$
<b>CMOS output: INWINDOW and INT</b>						
$V_{OL}$	LOW-state output voltage	$I_{OL} = 1\text{ mA}$	0	-	0.2	V
$V_{OH}$	HIGH-state output voltage	$I_{OH} = -0.5\text{ mA}$	$V_{CC} - 0.2$	-	$V_{CC}$	V
<b>Open-drain output: pin INT</b>						
$V_{OL}$	LOW-state output voltage	$I_{OL} = 1\text{ mA}$	0	-	0.2	V
$I_{OH}$	HIGH-state output current	$V_{OH} = V_{CC}$	-	-	10	$\mu\text{A}$

**Table 8: RF input, RSSI and LOS characteristics**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>RF input: pins IN1, INQ1, IN2 and INQ2</b>						
$V_{i(p-p)}$	peak-to-peak input voltage	single-ended	[1] 12	-	500	mV
$V_{sl(lower)}$	lower slice level voltage		[2] -	-50	-	mV
$V_{sl(upper)}$	upper slice level voltage		[2] -	+50	-	mV
$Z_i$	input impedance	differential	80	100	120	$\Omega$
$\alpha_{isol(ch-ch)}$	isolation between channels		-	60	-	dB
<b>RSSI circuit</b>						
$V_{i(sens)}$	input sensitivity voltage	$V_i = 5\text{ mV to }500\text{ mV (p-p)}$	15	17	20	mV/dB
<b>Output: pins RSSI1 and RSSI2</b>						
$V_O$	output voltage	$V_i = 32\text{ mV (p-p)}$ ; PRBS = $(2^{31} - 1)$	580	680	780	mV
$\Delta V_O$	output voltage variation	input 30 Mbit/s to 3200 Mbit/s; PRBS = $(2^{31} - 1)$ ; $V_{CC} = 3.14\text{ V}$ to $3.47\text{ V}$ ; $\Delta T_{amb} = 120\text{ }^{\circ}\text{C}$	-50	-	+50	mV
$I_{O(source)}$	output source current		-	-	1	mA
$I_{O(sink)}$	output sink current		-	-	0.4	mA
$Z_o$	output impedance		-	1	10	$\Omega$
<b>LOS detector</b>						
<b>LOS circuit</b>						
$V_{hys(i)}$	input hysteresis voltage		[3] -	3	-	dB
$t_{as}$	assert time	$\Delta V_{i(p-p)} = 3\text{ dB}$	-	-	5	$\mu\text{s}$
$t_{das}$	de-assert time	$\Delta V_{i(p-p)} = 3\text{ dB}$	-	-	5	$\mu\text{s}$

**Table 8: RF input, RSSI and LOS characteristics ...continued**

$V_{CC} = 3.14 \text{ V to } 3.47 \text{ V}$ ;  $T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$ ;  $R_{th(j-a)} \leq 16 \text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CMOS output: pins LOS1 and LOS2						
$V_{OL}$	LOW-state output voltage	$I_{OL} = 1 \text{ mA}$	0	-	0.2	V
$V_{OH}$	HIGH-state output voltage	$I_{OH} = -0.5 \text{ mA}$	$V_{CC} - 0.2$	-	$V_{CC}$	V

- [1] The RF input is protected against a differential overvoltage; the maximum input current is 30 mA. It is assumed that both inputs carry a complementary signal of the specified peak-to-peak value.
- [2] The slice level is adjustable in 256 steps controlled by I<sup>2</sup>C-bus registers LIMSLICE1 (address C0h) and LIMSLICE2 (address C1h).
- [3] The hysteresis is adjustable in 8 steps controlled by bits HYS1 and HYS2 in I<sup>2</sup>C-bus registers LIMLOS1CNF (address BDh) and LIMLOS2CNF (address BFh).

**Table 9: Clock and PLL characteristics**

$V_{CC} = 3.14 \text{ V to } 3.47 \text{ V}$ ;  $T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$ ;  $R_{th(j-a)} \leq 16 \text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Reference input frequency: pins CREF and CREFQ						
$V_{i(p-p)}$	peak-to-peak input voltage	single-ended	50	-	1000	mV
$V_i$	input voltage		$V_{CC} - 1$	-	$V_{CC} + 0.25$	V
$Z_i$	input impedance	single-ended to $V_{CC}$	40	50	60	$\Omega$
$f_{i(ref)}$	reference input frequency	R = 1, 2, 4 or 8	18R	19.4R	21R	MHz
$\Delta f_{i(ref)}$	reference input frequency accuracy	SDH/SONET requirement	-20	-	+20	ppm
PLL characteristics						
$t_{acq}$	acquisition time	30 Mbit/s	-	-	200	$\mu\text{s}$
$t_{acq(pc)}$	power cycle acquisition time	30 Mbit/s	-	-	10	ms
$t_{acq(oc)}$	octave change acquisition time	30 Mbit/s	-	-	10	$\mu\text{s}$
$TDR_{max}$	maximum transitionless data run	30 Mbit/s	-	1000	-	bit

**Table 10: Serial input and output characteristics**

$V_{CC} = 3.14 \text{ V to } 3.47 \text{ V}$ ;  $T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$ ;  $R_{th(j-a)} \leq 16 \text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Serial input: pins CLOOP, CLOOPQ, DLOOP and DLOOPQ						
$V_{i(p-p)}$	peak-to-peak input voltage	single-ended	50	-	100	mV
$V_i$	input voltage		$V_{CC} - 1$	-	$V_{CC} + 0.25$	V
$Z_i$	input impedance	single-ended to $V_{CC}$	40	50	60	$\Omega$
$t_d$	delay time	data DLOOP and DLOOPQ to clock CLOOP and CLOOPQ; between differential crossovers referenced to negative clock edge	260	340	400	ps
$t_{su}$	setup time	see <a href="#">Figure 3</a>	15	30	60	ps
$t_h$	hold time	see <a href="#">Figure 3</a>	15	30	60	ps
$\delta_{clk}$	clock duty cycle	clock CLOOP and CLOOPQ; between differential crossovers	40	50	60	%

**Table 10: Serial input and output characteristics ...continued**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40^{\circ}\text{C to }+85^{\circ}\text{C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Serial output: pins COUT, COUTQ, DOUT and DOUTQ</b>							
$V_{o(p-p)}$	peak-to-peak output voltage	single-ended with $50\ \Omega$ external load; ENLOUTQ = LOW	[1]	50	80	110	mV
$Z_o$	output impedance	single-ended to $V_{CC}$	80	100	120	$\Omega$	
$t_r$	rise time	20 % to 80 %	-	100	-	ps	
$t_f$	fall time	80 % to 20 %	-	100	-	ps	
$t_d$	delay time	data DOUT and DOUTQ to clock COUT and COUTQ; between differential crossovers referenced to negative clock edge	80	140	200	ps	
$\delta_{clk}$	clock duty cycle	COUT and COUTQ; between differential crossovers	40	50	60	%	

[1] The output swing is adjustable in 16 steps controlled by bits RFS in I<sup>2</sup>C-bus register CBh.



**Fig 3. Loop mode input timing**

**Table 11: Parallel outputs characteristics**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40^{\circ}\text{C to }+85^{\circ}\text{C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Parallel output: pins D00 to D15, D00Q to D15Q, PARITY, PARITYQ, POCLK, POCLKQ, PRSCLO and PRSCLOQ</b>							
<b>CML mode</b>							
$V_{o(p-p)}$	peak-to-peak output voltage	single-ended with $50\ \Omega$ external load to $V_{CC}$ ; AC-coupled or DC-coupled	[1]	650	800	1000	mV
$Z_o$	output impedance	single-ended to $V_{CC}$	70	95	110	$\Omega$	
$t_r$	rise time	20 % to 80 %	200	250	350	ps	
$t_f$	fall time	80 % to 20 %	200	250	350	ps	
$f_{bit(par)}$	parallel bit rate		-	-	400	Mbit/s	
<b>LVPECL mode</b>							
$V_{OH}$	HIGH-state output voltage	$50\ \Omega$ termination to $V_{CC} - 2\text{ V}$	$V_{CC} - 1.2$	$V_{CC} - 1.0$	$V_{CC} - 0.9$	V	
$V_{OL}$	LOW-state output voltage	$50\ \Omega$ termination to $V_{CC} - 2\text{ V}$	$V_{CC} - 2.0$	$V_{CC} - 1.9$	$V_{CC} - 1.7$	V	

**Table 11: Parallel outputs characteristics ...continued**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+85\text{ °C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{o(p-p)}$	peak-to-peak output voltage	LVPECL floating; single-ended with 50 $\Omega$ external load to $V_{CC}$ ; AC-coupled or DC-coupled	[1] 700	900	1150	mV
$t_r$	rise time	20 % to 80 %	300	350	400	ps
$t_f$	fall time	80 % to 20 %	300	350	400	ps
$f_{bit(par)}$	parallel bit rate		-	-	400	Mbit/s
<b>Timing</b>						
$t_d$	delay time	referenced to negative clock edge	[2]			
	data D00 to D15 to clock POCLK	DMX = 1 : 16, 1 : 10, 1 : 8	-100	+100	+250	ps
	data D06 to D09 to clock POCLK	DMX = 1 : 4	150	180	250	ps
$\delta_{clk}$	clock duty cycle	POCLK and POCLKQ; between differential crossovers	40	50	60	%
$t_{sk(o)}$	output skew time	between channels	[2]			
	data D00 to data Dn	DMX = 1 : 16, 1 : 10, 1 : 8	-	-	200	ps
	data D06 to D09 to clock POCLK	DMX = 1 : 4	-	-	50	ps

- [1] The output swing is adjustable in 16 steps controlled by bits MFS in I<sup>2</sup>C-bus register IOCNF3 (address C8h). In standard LVPECL mode only swing = 12 (default) should be used.
- [2] With 50 % duty cycle.

**Table 12: Jitter tolerance characteristics**

$V_{CC} = 3.14\text{ V to }3.47\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+85\text{ °C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{jit(tol)(p-p)}$	peak-to-peak jitter tolerance	ITU-T G.958; PRBS = (2 <sup>31</sup> - 1)	[1]			
		STM1/OC3 mode	[2]			
		f = 6.5 kHz	3	10	-	
		f = 65 kHz	0.3	1.0	-	
		f = 1 MHz	0.3	0.5	-	
		STM4/OC12 mode	[3]			
		f = 25 kHz	3	10	-	
		f = 250 kHz	0.3	1.0	-	
		f = 5 MHz	0.3	0.5	-	
		STM16/OC48 mode	[4]			
		f = 100 kHz	3	10	-	
		f = 1 MHz	0.3	1.0	-	
		f = 20 MHz	0.3	0.5	-	

- [1] The peak-to-peak jitter tolerance is expressed as a ratio of the Unit Interval (UI):

$$t_{jit(tol)(p-p)} = \frac{UI(max) - UI(min)}{UI(nom)}$$


- [2] The minimum value of the peak-to-peak jitter tolerance is 0.25 for  $T_{amb} = -40\text{ °C to }0\text{ °C}$  at f = 65 kHz and 1 MHz.

- [3] The minimum value of the peak-to-peak jitter tolerance is 0.25 for  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $0\text{ }^{\circ}\text{C}$  at  $f = 250\text{ kHz}$  and  $5\text{ MHz}$ .
- [4] The minimum value of the peak-to-peak jitter tolerance is 0.25 for  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $0\text{ }^{\circ}\text{C}$  at  $f = 1\text{ MHz}$  and  $20\text{ MHz}$ .

**Table 13: I<sup>2</sup>C-bus characteristics**

$V_{CC} = 3.14\text{ V}$  to  $3.47\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $R_{th(j-a)} \leq 16\text{ K/W}$ ; all characteristics are specified for the default settings; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>DC characteristics: pins SCL and SDA</b>						
$V_{IL}$	LOW level input voltage		-	-	$0.2V_{CC}$	V
$V_{IH}$	HIGH level input voltage		$0.8V_{CC}$	-	-	V
$V_{hys}$	hysteresis of Schmitt trigger inputs		$0.05V_{CC}$	-	-	V
$V_{OL1}$	LOW level output voltage	SDA open-drain; $I_{OL} = 3\text{ mA}$	0	-	0.4	V
$I_i$	input current each I/O pin		-10	-	+10	$\mu\text{A}$
$C_i$	capacitance for each I/O pin		-	-	10	pF
$C_b$	capacitive load for each bus line		-	-	400	pF
$V_{nL}$	noise margin at the LOW-level		$0.1V_{CC}$	-	-	V
$V_{nH}$	noise margin at the HIGH-level		$0.2V_{CC}$	-	-	V
<b>Timing (standard mode): pins SCL and SDA</b>						
$f_{SCL}$	SCL clock frequency		-	-	100	kHz
$t_{LOW}$	LOW period of the SCL clock		1.3	-	-	$\mu\text{s}$
$t_{HD;STA}$	hold time (repeated) START condition		0.6	-	-	$\mu\text{s}$
$t_{HIGH}$	HIGH period of the SCL clock		0.6	-	-	$\mu\text{s}$
$t_{SU;STA}$	set-up time for a repeated START condition		0.6	-	-	$\mu\text{s}$
$t_{HD;DAT}$	data hold time		0	-	0.9	$\mu\text{s}$
$t_{SU;DAT}$	data set-up time		100	-	-	ns
$t_{SU;STO}$	setup time for STOP condition		0.6	-	-	$\mu\text{s}$
$t_r$	rise time of both SDA and SCL signals		20	-	300	ns
$t_f$	fall time of both SDA and SCL signals		20	-	300	ns
$t_{BUF}$	bus free time between a STOP and START condition		1.3	-	-	$\mu\text{s}$
$t_{SP}$	pulse width of spikes that must be suppressed by the input filter		0	-	50	ns



**Fig 4. I<sup>2</sup>C-bus timing**

10. Package outline

HTQFP100: plastic thermal enhanced thin quad flat package; 100 leads; body 14 x 14 x 1 mm; exposed die pad

SOT638-1




Fig 5. Package outline SOT638-1 (HTQFP100)

## 11. Revision history

Table 14: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
TZA3012HW_1	20051215	Product data sheet	-	-	-



## 12. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 13. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 14. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

## 16. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 15. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of Koninklijke Philips Electronics N.V.

**A-Rate** — is a trademark of Koninklijke Philips Electronics N.V.

## 17. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>
2.1	General . . . . .	1
2.2	Dual limiter . . . . .	1
2.3	Data and clock recovery . . . . .	1
2.4	Demultiplexer . . . . .	2
2.5	Additional features with I <sup>2</sup> C-bus . . . . .	2
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>
<b>4</b>	<b>Ordering information</b> . . . . .	<b>2</b>
<b>5</b>	<b>Block diagram</b> . . . . .	<b>3</b>
<b>6</b>	<b>Pinning information</b> . . . . .	<b>4</b>
6.1	Pinning . . . . .	4
6.2	Pin description . . . . .	5
<b>7</b>	<b>Limiting values</b> . . . . .	<b>8</b>
<b>8</b>	<b>Thermal characteristics</b> . . . . .	<b>8</b>
<b>9</b>	<b>Characteristics</b> . . . . .	<b>9</b>
<b>10</b>	<b>Package outline</b> . . . . .	<b>15</b>
<b>11</b>	<b>Revision history</b> . . . . .	<b>16</b>
<b>12</b>	<b>Data sheet status</b> . . . . .	<b>17</b>
<b>13</b>	<b>Definitions</b> . . . . .	<b>17</b>
<b>14</b>	<b>Disclaimers</b> . . . . .	<b>17</b>
<b>15</b>	<b>Trademarks</b> . . . . .	<b>17</b>
<b>16</b>	<b>Contact information</b> . . . . .	<b>17</b>



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 December 2005  
Document number: TZA3012HW\_1

Published in The Netherlands