

LM5050-1

High Side OR-ing FET Controller

General Description

The LM5050-1 High Side OR-ing FET Controller operates in conjunction with an external MOSFET as an ideal diode rectifier when connected in series with a power source. This ORing controller allows MOSFETs to replace diode rectifiers in power distribution networks thus reducing both power loss and voltage drops.

The LM5050-1 controller provides charge pump gate drive for an external N-Channel MOSFET and a fast response comparator to turn off the FET when current flows in the reverse direction. The LM5050-1 can connect power supplies ranging from +5V to +75V and can withstand transients up to +100V.

Features

- Wide Operating Input Voltage range, V_{IN} : 5V to 75V
- +100 Volt transient capability
- Charge pump gate driver for external N-Channel MOSFET
- Fast 50ns response to current reversal
- 2A peak gate turn-off current
- Minimum V_{DS} clamp for faster turn-off
- Package: TSOT-6 (Thin SOT23-6)

Applications

- Active OR-ing of Redundant (N+1) Power Supplies

Typical Application Circuits




FIGURE 1. Full Application





FIGURE 2. Typical Redundant Supply Configuration

Connection Diagram



Ordering Information

Order Number	Package Type	Supplied As
LM5050MK-1	TSOT-6	1000 units Tape and Reel
LM5050MKX-1	TSOT-6	3000 units Tape and reel

Pin Descriptions

Pin #	Name	Function
1	VS	The main supply pin for all internal biasing and an auxiliary supply for the internal gate drive charge pump. Typically connected to either V_{OUT} or V_{IN} ; a separate supply can also be used.
2	GND	Ground return for the controller
3	OFF	A logic high state at the OFF pin will pull the GATE pin low and turn off the external MOSFET.
4	IN	Voltage sense connection to the external MOSFET Source pin.
5	GATE	Connection to the external MOSFET Gate.
6	OUT	Voltage sense connection to the external MOSFET Drain pin.

Absolute Maximum Ratings (Note 1)

IN, OUT Pins to Ground (Note 4)	-0.3V to 100V
GATE Pin to Ground (Note 4)	-0.3V to 100V
VS Pin to Ground	-0.3V to 100V
OFF Pin to Ground	-0.3V to 7V
Storage Temperature Range	-65°C to 150°C

ESD (HBM) (Note 2)

±2 kV

Peak Reflow Temperature (Note 3)

260°C, 30sec

Operating Ratings (Note 1)

IN, OUT, VS Pins	5.0V to 75V
OFF Pin	0.0V to 5.5V
Junction Temperature Range (T _J)	-40°C to +125°C

Electrical Characteristics

Limits in standard type are for T_J = 25°C only; limits in **boldface type** apply over the operating junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 12.0V, V_{VS} = V_{IN}, V_{OUT} = V_{IN}, V_{OFF} = 0.0V, C_{GATE} = 47 nF, and T_J = 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VS Pin						
V _{VS}	Operating Supply Voltage Range	-	5.0	-	75.0	V
I _{VS}	Operating Supply Current	V _{VS} = 5.0V, V _{IN} = 5.0V V _{OUT} = V _{IN} - 100 mV	-	75	105	μA
		V _{VS} = 12.0V, V _{IN} = 12.0V V _{OUT} = V _{IN} - 100 mV	-	100	147	
		V _{VS} = 75.0V, V _{IN} = 75.0V V _{OUT} = V _{IN} - 100 mV	-	130	288	
IN Pin						
V _{IN}	Operating Input Voltage Range	-	5.0	-	75.0	V
I _{IN}	IN Pin current	V _{IN} = 5.0V V _{VS} = V _{IN} V _{OUT} = V _{IN} - 100 mV GATE = Open	32	190	305	μA
		V _{IN} = 12.0V to 75.0V V _{VS} = V _{IN} V _{OUT} = V _{IN} - 100 mV GATE = Open	233	320	400	
OUT Pin						
V _{OUT}	Operating Output Voltage Range	-	5.0	-	75.0	V
I _{OUT}	OUT Pin Current	V _{IN} = 5.0V to 75.0V V _{VS} = V _{IN} V _{OUT} = V _{IN} - 100 mV	-	3.2	8	μA
GATE Pin						
I _{GATE(ON)}	Gate Pin Source Current	V _{IN} = 5.0V V _{VS} = V _{IN} V _{GATE} = V _{IN} V _{OUT} = V _{IN} - 175 mV	12	30	41	μA
		V _{IN} = 12.0V to 75.0V V _{VS} = V _{IN} V _{GATE} = V _{IN} V _{OUT} = V _{IN} - 175 mV	20	32	41	
V _{GS}	V _{GATE} - V _{IN} in Forward Operation (Note 7)	V _{IN} = 5.0V V _{VS} = V _{IN} V _{OUT} = V _{IN} - 175 mV	4.0	7	9.0	V
		V _{IN} = 12.0V to 75.0V V _{VS} = V _{IN} V _{OUT} = V _{IN} - 175 mV	9.0	12	14.0	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{GATE(REV)}}$	Gate Capacitance Discharge Time at Forward to Reverse Transition See Figure 3	$C_{\text{GATE}} = 0$ (Note 5)	-	25	85	ns
		$C_{\text{GATE}} = 10 \text{ nF}$ (Note 5)	-	60	-	
		$C_{\text{GATE}} = 47 \text{ nF}$ (Note 5)	-	180	350	
$t_{\text{GATE(OFF)}}$	Gate Capacitance Discharge Time at OFF pin Low to High Transition See Figure 4	$C_{\text{GATE}} = 47 \text{ nF}$ (Note 6)	-	486	-	ns
$I_{\text{GATE(OFF)}}$	Gate Pin Sink Current	$V_{\text{GATE}} = V_{\text{IN}} + 3\text{V}$ $V_{\text{OUT}} > V_{\text{IN}} + 100 \text{ mV}$ $t \leq 10\text{ms}$	1.8	2.8	-	A
$V_{\text{SD(REV)}}$	Reverse V_{SD} Threshold $V_{\text{IN}} < V_{\text{OUT}}$	$V_{\text{IN}} - V_{\text{OUT}}$	-41	-28	-16	mV
$\Delta V_{\text{SD(REV)}}$	Reverse V_{SD} Hysteresis		-	10	-	mV
$V_{\text{SD(REG)}}$	Regulated Forward V_{SD} Threshold $V_{\text{IN}} > V_{\text{OUT}}$	$V_{\text{IN}} = 5.0\text{V}$ $V_{\text{VS}} = V_{\text{IN}}$ $V_{\text{IN}} - V_{\text{OUT}}$	1	19	37	mV
		$V_{\text{IN}} = 12.0\text{V}$ $V_{\text{VS}} = V_{\text{IN}}$ $V_{\text{IN}} - V_{\text{OUT}}$	4.4	22	37	
OFF Pin						
$V_{\text{OFF(IH)}}$	OFF Input High Threshold Voltage	$V_{\text{OUT}} = V_{\text{IN}} - 500 \text{ mV}$ V_{OFF} Rising	-	1.56	1.75	V
$V_{\text{OFF(IL)}}$	OFF Input Low Threshold Voltage	$V_{\text{OUT}} = V_{\text{IN}} - 500 \text{ mV}$ V_{OFF} Falling	1.10	1.40	-	
ΔV_{OFF}	OFF Threshold Voltage Hysteresis	$V_{\text{OFF(IH)}} - V_{\text{OFF(IL)}}$	-	155	-	mV
I_{OFF}	OFF Pin Internal Pull-down	$V_{\text{OFF}} = 4.5\text{V}$	3.0	5	7.0	μA
		$V_{\text{OFF}} = 5.0\text{V}$	-	8	-	
<p>Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including in-operability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Operating Range conditions indicate the conditions at which the device is functional and the device should not be operated beyond such conditions. For guaranteed specifications and conditions, see the Electrical Characteristics table.</p> <p>Note 2: The Human Body Model (HBM) is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Applicable test standard is JESD-22-A114-C.</p> <p>Note 3: For soldering specifications see the LM5050-1 Product Folder at www.national.com, general information at www.national.com/analog/packaging/, and reflow information at www.national.com/ms/MS/MS-SOLDERING.pdf.</p> <p>Note 4: The GATE pin voltage is typically 12V above the IN pin voltage when the LM5050-1 is enabled (i.e. OFF Pin is Open or Low, and $V_{\text{IN}} > V_{\text{OUT}}$). Therefore, the Absolute Maximum Rating for the IN pin voltage applies only when the LM5050-1 is disabled (i.e. OFF Pin is logic high), or for a momentary surge to that voltage since the Absolute Maximum Rating for the GATE pin is also 100V.</p> <p>Note 5: Time from $V_{\text{IN}} - V_{\text{OUT}}$ voltage transition from 200 mV to -500 mV until GATE pin voltage falls to $V_{\text{IN}} + 1\text{V}$. See Figure 3</p> <p>Note 6: Time from V_{OFF} voltage transition from 0.0V to 5.0V until GATE pin voltage falls to $V_{\text{IN}} + 1\text{V}$. See Figure 4</p> <p>Note 7: Measurement of V_{GS} voltage (i.e. $V_{\text{GATE}} - V_{\text{IN}}$) includes 1 M$\Omega$ in parallel with C_{GATE}.</p>						




FIGURE 3. Gate Off Timing for Forward to Reverse Transition











FIGURE 4. Gate Off Timing for OFF pin Low to High Transition


Typical Performance Characteristics

Unless otherwise stated: $V_{VS} = 12V$, $V_{IN} = 12V$, $V_{OFF} = 0.0V$, and $T_J = 25^\circ C$






30104811




30104812

Forward C_{GATE} Charge Time, $C_{GATE} = 47$ nF




30104847


Reverse C_{GATE} Discharge, $C_{GATE} = 47$ nF



30104846




30104829




30104830

OFF Pin Thresholds vs Temperature




30104827

OFF Pin Pull-Down vs Temperature




30104828

C_{GATE} Charge and Discharge vs OFF Pin




30104815

OFF Pin, On to Off Transition




30104816

OFF Pin, Off to On Transition




30104817

GATE Pin vs (R_{DS(ON)} × I_{DS})



30104818

Block Diagram




30104822

Applications Information

FUNCTIONAL DESCRIPTION


Systems that require high availability often use multiple, parallel-connected redundant power supplies to improve reliability. Schottky OR-ing diodes are typically used to connect these redundant power supplies to a common point at the load. The disadvantage of using OR-ing diodes is the forward voltage drop, which reduces the available voltage and the associated power losses as load currents increase. Using an N-channel MOSFET to replace the OR-ing diode requires a small increase in the level of complexity, but reduces, or eliminates, the need for diode heat sinks or large thermal copper area in circuit board layouts for high power applications.



30104832

FIGURE 5. OR-ing with Diodes

The LM5050-1 is a positive voltage (i.e. high-side) OR-ing controller that will drive an external N-channel MOSFET to replace an OR-ing diode. The voltage across the MOSFET source and drain pins is monitored by the LM5050-1 at the IN and OUT pins, while the GATE pin drives the MOSFET to control its operation based on the monitored source-drain voltage. The resulting behavior is that of an ideal rectifier with source and drain pins of the MOSFET acting as the anode and cathode pins of a diode respectively.



30104833

FIGURE 6. OR-ing with MOSFETs

IN, GATE AND OUT PINS

When power is initially applied, the load current will flow from source to drain through the body diode of the MOSFET. The

resulting voltage across the body diode will be detected at the LM5050-1 IN and OUT pins which then begins charging the MOSFET gate through a 32 μA (typical) charge pump current source. In normal operation, the gate of the MOSFET is charged until it reaches the clamping voltage of the 12V GATE to IN pin zener diode internal to the LM5050-1.

The LM5050-1 is designed to regulate the MOSFET gate-to-source voltage if the voltage across the MOSFET source and drain pins falls below the $V_{SD(REG)}$ voltage of 22 mV (typical). If the MOSFET current decreases to the point that the voltage across the MOSFET falls below the $V_{SD(REG)}$ voltage regulation point of 27 mV (typical), the GATE pin voltage will be decreased until the voltage across the MOSFET is regulated at 22 mV. If the drain-to-source voltage is greater than $V_{SD(REG)}$ voltage the gate-to-source will increase, eventually reaching the 12V GATE to IN zener clamp level.

If the MOSFET current reverses, possibly due to failure of the input supply, such that the voltage across the LM5050-1 IN and OUT pins is more negative than the $V_{SD(REV)}$ voltage of -28 mV (typical), the LM5050-1 will quickly discharge the MOSFET gate through a strong GATE to IN pin discharge transistor.

If the input supply fails abruptly, as would occur if the supply was shorted directly to ground, a reverse current will temporarily flow through the MOSFET until the gate can be fully discharged. This reverse current is sourced from the load capacitance and from the parallel connected supplies. The LM5050-1 responds to a voltage reversal condition typically within 25 ns. The actual time required to turn off the MOSFET will depend on the charge held by gate capacitance of the MOSFET being used. A MOSFET with 47 nF of effective gate capacitance can be turned off in typically 180 ns. This fast turn off time minimizes voltage disturbances at the output, as well as the current transients from the redundant supplies.

VS PIN

The LM5050-1 VS pin is the main supply pin for all internal biasing and an auxiliary supply for the internal gate drive charge pump.

For typical LM5050-1 applications, where the input voltage is above 5.0V, the VS pin can be connected directly to the OUT pin. In situations where the input voltage is close to, but not less than, the 5.0V minimum, it may be helpful to connect the VS pin to the OUT pin through an RC Low-Pass filter to reduce the possibility of erratic behavior due to spurious voltage spikes that may appear on the OUT and IN pins. The series resistor value should be low enough to keep the VS voltage drop at a minimum. A typical series resistor value is 100 Ω . The capacitor value should be the lowest value that produces acceptable filtering of the voltage noise.


Alternately, it is possible to operate the LM5050-1 with V_{IN} values less than 1V if the VS pin is powered from a separate supply. This separate VS supply must be between 5.0V and 75V. See [Figure 9](#).

OFF PIN

The OFF pin is a logic level input pin that is used to control the gate drive to the external MOSFET. The maximum operating voltage on this pin is 5.5V.

When the OFF pin is high, the MOSFET is turned off (independent of the sensed IN and OUT voltages). In this mode, load current will flow through the body diode of the MOSFET. The voltage difference between the IN pin and OUT pins will be approximately 700 mV if the MOSFET is operating normally through the body diode.

The OFF pin has an internal pull-down of 5 μA (typical). If the OFF function is not required the pin may be left open or connected to ground.



30104823

FIGURE 7.

SHORT CIRCUIT FAILURE OF AN INPUT SUPPLY


An abrupt zero ohm short circuit across the input supply will cause the highest possible reverse current to flow while the internal LM5050-2 control circuitry discharges the gate of the MOSFET. During this time, the reverse current is limited only by the $R_{DS(ON)}$ of the MOSFET, along with parasitic wiring resistances and inductances. Worst case instantaneous reverse current would be limited to:

$$I_{D(REV)} = (V_{OUT} - V_{IN}) / R_{DS(ON)}$$

The internal Reverse Comparator will react, and will start the process of discharging the Gate, when the reverse current reaches:

$$I_{D(REV)} = V_{SD(REV)} / R_{DS(ON)}$$

When the MOSFET is finally switched off, the energy stored in the parasitic wiring inductances will be transferred to the rest of the circuit. As a result, the LM5050-2 IN pin will see a negative voltage spike while the OUT pin will see a positive voltage spike. The IN pin can be protected by diode clamping the pin to GND in the negative direction. The OUT pin can be protected with a TVS protection diode, a local bypass capacitor, or both. In low voltage applications, the MOSFET drain-to-source breakdown voltage rating may be adequate to protect the OUT pin (i.e. $V_{IN} + V_{(BR)DSS(MAX)} < 75\text{V}$), but most MOSFET datasheets do not guarantee the maximum breakdown rating, so this method should be used with caution.



30104824

FIGURE 8.

MOSFET Selection

The important MOSFET electrical parameters are the maximum continuous Drain current I_D , the maximum Source cur-

rent (i.e. body diode) I_S , the maximum drain-to-source voltage $V_{DS(MAX)}$, the gate-to-source threshold voltage $V_{GS(TH)}$, the drain-to-source reverse breakdown voltage $V_{(BR)DSS}$, and the drain-to-source On resistance $R_{DS(ON)}$.

The maximum continuous drain current, I_D , rating must exceed the maximum continuous load current. The rating for the maximum current through the body diode, I_S , is typically rated the same as, or slightly higher than the drain current, but body diode current only flows while the MOSFET gate is being charged to $V_{GS(TH)}$.

$$\text{Gate Charge Time} = Q_g / I_{GATE(ON)}$$

The maximum drain-to-source voltage, $V_{DS(MAX)}$, must be high enough to withstand the highest differential voltage seen in the application. This would include any anticipated fault conditions.

The drain-to-source reverse breakdown voltage, $V_{(BR)DSS}$, may provide some transient protection to the OUT pin in low voltage applications by allowing conduction back to the IN pin during positive transients at the OUT pin.

The gate-to-source threshold voltage, $V_{GS(TH)}$, should be compatible with the LM5050-1 gate drive capabilities. Logic level MOSFETs, with $R_{DS(ON)}$ rated at $V_{GS(TH)}$ at 5V, are recommended, but sub-Logic level MOSFETs having $R_{DS(ON)}$ rated at $V_{GS(TH)}$ at 2.5V, can also be used. Standard level MOSFETs, with $R_{DS(ON)}$ rated at $V_{GS(TH)}$ at 10V, are not recommended.

The dominate MOSFET loss for the LM5050-1 active OR-ing controller is conduction loss due to source-to-drain current to the output load, and the $R_{DS(ON)}$ of the MOSFET. This conduction loss could be reduced by using a MOSFET with the lowest possible $R_{DS(ON)}$. However, contrary to popular belief, arbitrarily selecting a MOSFET based solely on having low $R_{DS(ON)}$ may not always give desirable results for several reasons:

- 1) Reverse transition detection. Higher $R_{DS(ON)}$ will provide increased voltage information to the LM5050 Reverse Comparator at a lower reverse current level. This will give an earlier MOSFET turn-off condition should the input voltage become shorted to ground. This will minimize any disturbance of the redundant bus.
- 2) Reverse current leakage. In cases where multiple input supplies are closely matched it may be possible for some small current to flow continuously through the MOSFET drain to source (i.e. reverse) without activating the LM5050 Reverse Comparator. Higher $R_{DS(ON)}$ will reduce this reverse current level.
- 3) Cost. Generally, as the $R_{DS(ON)}$ rating goes lower, the cost of the MOSFET goes higher.

Selecting a MOSFET with an $R_{DS(ON)}$ that is too large will result in excessive power dissipation. Additionally, the MOSFET gate will be charged to the full value that the LM5050 can provide as it attempts to drive the Drain to Source voltage down to the $V_{SD(REG)}$ of 22 mV typical. This increased Gate charge will require some finite amount of additional discharge time when the MOSFET needs to be turned off.

As a guideline, it is suggest that $R_{DS(ON)}$ be selected to provide at least 22 mV, and no more than 100 mV, at the nominal load current.

$$(22 \text{ mV} / I_D) \leq R_{DS(ON)} \leq (100 \text{ mV} / I_D)$$

The thermal resistance of the MOSFET package should also be considered against the anticipated dissipation in the MOSFET in order to ensure that the junction temperature (T_J) is

reasonably well controlled, since the $R_{DS(ON)}$ of the MOSFET increases as the junction temperature increases.

$$P_{DISS} = I_D^2 \times (R_{DS(ON)})$$

Operating with a maximum ambient temperature ($T_{A(MAX)}$) of 35°C, a load current of 10A, and an $R_{DS(ON)}$ of 10 mΩ, and desiring to keep the junction temperature under 100°C, the

maximum junction-to-ambient thermal resistance rating (θ_{JA}) would need to be:

$$\theta_{JA} \leq (T_{J(MAX)} - T_{A(MAX)}) / (I_D^2 \times R_{DS(ON)})$$

$$\theta_{JA} \leq (100^\circ\text{C} - 35^\circ\text{C}) / (10\text{A} \times 10\text{A} \times 0.01\Omega)$$

$$\theta_{JA} \leq 65^\circ\text{C/W}$$

Typical Applications




FIGURE 9. Using a Separate VS Supply For Low Vin Operation




FIGURE 10. Basic Application with Input Transient Protection




FIGURE 11. Typical Application with Input and Output Transient Protection








FIGURE 12. +48V Application with Reverse Input Voltage ($V_{IN} = -48V$) Protection

Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS
6-Lead TSOT Package
NS Package Number MK06A

MK06A (Rev E)

Notes

LMS050-1

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com