

© 1995 National Semiconductor Corporation TL/F/9788

RRD-B30M115/Printed in U. S. A.

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	Military			Commercial			Units
Symbol		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
I <sub>ОН</sub>	High Level Output Current			-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current	w Level Output Current 16				16	mA	
Τ <sub>Α</sub>	Free Air Operating Temperature	-55		125	0		70	°C
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW $D_n$ to $\overline{E}$	5.0 18			5.0 18			ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW D <sub>n</sub> to Ē	0 5.0			0 5.0			ns
t <sub>s</sub> (H)	Setup Time HIGH, $D_n$ to $\overline{S}_n$	8.0			8.0			ns
t <sub>h</sub> (L)	Hold Time LOW, $D_n$ to $\overline{S}_n$	8.0			8.0			ns
t <sub>w</sub> (L)	E Pulse Width LOW	18			18			ns
t <sub>w</sub> (L)	MR Pulse Width LOW	18			18			ns
t <sub>rec</sub>	Recovery Time, $\overline{\text{MR}}$ to $\overline{\text{E}}$	0			0			ns

## **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Мах	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 =$	$V_{CC} = Min$ , $I_I = -12 \text{ mA}$			-1.5	V	
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IL} = Max$	<sub>H</sub> = Max	2.4	3.4		V	
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min$	L = Max		0.2	0.4	V	
lı	Input Current @ Max Input Voltage	$V_{CC} = Min, V_{I}$	= 5.5V			1	mA	
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V	= 2.4V			40	μA	
		Data Inputs				60	μΛ	
Ι <sub>ΙL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA	
		Data Inputs				-2.7		
los	Short Circuit	V <sub>CC</sub> = Max	MIL	-20		-70	mA	
	Output Current	(Note 2)	СОМ	-20		-70		
Icc	Supply Current	V <sub>CC</sub> = Max				55	mA	

2

Symbol	Parameter	C <sub>L</sub> =	15 pF	- Units
		Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{E}$ to Q <sub>n</sub>		24 24	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>		12 24	ns
t <sub>PLH</sub>	Propagation Delay MR to Q <sub>n</sub>		18	ns
t <sub>PHL</sub>	Propagation Delay $\overline{S}_n$ to $Q_n$		24	ns

#### **Functional Description**

The '9314 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the  $\overline{S}_n$  and  $\mathsf{D}_n$  inputs. The Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH—For D-type operation the S input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the  $\overline{S}$  input if the D input is HIGH. If both  $\overline{S}$  and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.


#### **Truth Table**


MR	Ē	D	S	Qn	Operation
н	L	L	L	L	D Mode
н	L	н	L	н	
н	Н	Х	Х	$Q_{n-1}$	
н	L	L	L	L	R/S Mode
н	L	н	L	н	
н	L	L	н	L	
н	L	н	н	Q <sub>n-1</sub>	
н	Н	Х	Х	$egin{array}{c} Q_{n-1} \ Q_{n-1} \end{array}$	
L	х	х	х	L	Reset

H = HIGH Voltage Level


L = LOW Voltage Level X = Immaterial

 $Q_{n-1}$  = Previous Output State  $Q_n$  = Present Output State





5



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications