

June 1989

9316/DM9316 Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 9316 is a 4-bit binary counter. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enables inputs and internal gating. This mode of operating eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The clear function is asynchronous and a low level at the clear input sets of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed-forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the $\rm Q_A$ output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur regardless of the logic level in the clock.

Features

- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical clock frequency 35 MHz
- Pin-for-pin replacements popular 54/74 counters 5416A/7416A (binary)
- Alternate Military/Aerospace device (9316) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 9316DMQB, 9316FMQB, DM9316J DM9316W or DM9316N See NS Package Number J16A, N16E or W16A TL/F/6606-1

© 1995 National Semiconductor Corporation TL/F/660

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Pa	rameter		Military			Commerci	al	Units
Cymbol	raiametei		Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.8			0.8	V
I _{OH}	High Level Outp	ut Current			-0.8			-0.8	mA
l _{OL}	Low Level Outpo	ut Current			16			16	mA
f _{CLK}	Clock Frequency	y (Note 6)	0		25	0		25	MHz
t _W	Pulse Width	Clock	25			25			ns
	(Note 6)	Clear	20			20			113
tsu	Setup Time	Data	20			20			
	(Note 6)	Enable P	20			20			ns
		Load	25			25			1 113
		Clear	20			20			
t _H	Any Hold Time (Notes 1 & 6)	0			0			ns
T _A	Free Air Operati	ng Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Con	ditions	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I =$	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	V
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
l _{IH}	High Level Input	V _{CC} = Max	Clock			80	
	Current	$V_1 = 2.4 V$	Enable T			80	μΑ
			Other			40	
I _{IL}	Low Level Input	$V_{CC} = Max$ $V_{I} = 0.4V$	Clock			-3.2	μΑ
	Current		Enable T			-3.2	
			Other			-1.6	
los	Short Circuit	V _{CC} = Max	MIL	-20		-57	mA
	Output Current	(Note 3)	COM	-18		-57	1 ""
Icch	Supply Current with	V _{CC} = Max (Note 4)	MIL		59	85	- mA
	Outputs High		COM		59	94	
I _{CCL}	Supply Current with	V _{CC} = Max	MIL		63	91	mA
	Outputs Low	(Note 5)	COM		63	101	11171

Note 1: The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0.8V to 2V, whichever is longer.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 3: Not more than one output should be shorted at a time.


Note 4: I_{CCH} is measured with the LOAD input high, then again with the LOAD input low, with all other inputs high and all outputs open.

Note 5: I_{CCL} is measured with the CLOCK input high, then again with the CLOCK input low, with all other inputs low and all outputs open.


Note 6: $T_A = \, 25^{o}\text{C}$ and $V_{CC} = \, 5\text{V}.$

Symbol	Parameter	From (Input) To (Output)	$\mathbf{R_L} = 400\Omega$	Units	
	i didilicici		Min	Max	
f _{MAX}	Maximum Clock Frequency		25		MHz
tpLH	Propagation Delay Time Low to High Level Output	Clock to RC		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to RC		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	ENT to RC		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	ENT to RC		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		36	ns





Parameter Measurement Information



TL/F/6606-4

Note A: The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_f \leq$ 10 ns, $t_f \leq$ 10 ns, $t_f \leq$ 10 ns. Vary PRR to measure f_{MAX} .

Note B: Outputs Q_D and carry are tested at $t_{n \ + \ 16}$ for 9316/8316, where t_n is the bit time when all outputs are low.

Note C: $V_{REF} = 1.5V$.

Parameter Measurement Information (Continued)


Switching Time Waveforms 3.0 V = CLOCK INPUT 0 V tw (CLOCK) 3.0 V CLEAR INPUT 0 V tw (CLEAR) **tSETUP** 3.0 V LOAD INPUT VREF VREF 0 V **tSETUP** DATA INPUTS A, B, C, AND D VREF Q OUTPUTS 9316 νон VREF VREF VOL t_{PHL} t_{PLH} ENABLE P OR ENABLE T VREF 0 V · ^tSETUP ۷он CARRY VREF VREF VOL '


Note A: The input pulses are supplied by generators having the following characteristics: PRR \le 1 MHz, duty cycle \le 50%, $Z_{OUT} \approx 50\Omega$, $t_f \le$ 10 ns, $t_f \le$ 10 ns. Note B: Enable P and Enable T setup times are measured at t_{n+16} for 8316/9316.

Note C: $V_{REF} = 1.5V$.


TL/F/6606-5

7





Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flat Package (W) Order Number 9316FMQB or DM9316W NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications