# 2.0 A, 1.0 MHz Integrated Synchronous Buck Regulator with Light Load Efficiency

NCP5252 is a synchronous buck regulator with integrated high-side and low-side MOSFETs. The device is capable of operating from a 5 V or 12 V supply and can output a voltage down to 0.6 V. The switching frequency is adjustable from 333 kHz up to 1.0 MHz and has the ability to provide skip mode for light load efficiency. NCP5252 protection features include Under Voltage Lock Out (UVLO), Over Voltage Protection (OVP), Cycle-by-Cycle Current Protection (OCP) and Thermal Shutdown. The parts are packaged in a 3x3mm QFN-16.

## Features

- 1% Accuracy 0.6 V Reference
- V<sub>CC</sub> Voltage 4.5 V to 13.2 V
- Adjustable Output Voltage Range: 0.6 V to 5.0 V Vout
- Transient Response Enhancement (TRE) Feature.
- Lossless Low Side Sense Current Control
- Input Voltage Feed Forward Control
- Internal Digital Soft-Start
- Integrated Output Discharge (Soft-Stop)
- Cycle-by-Cycle Current Limit
- PGOOD Indication
- Overvoltage and Undervoltage Protection
- Thermal Shutdown Protection
- Power Saving Mode at Light Load
- Integrated Boost Diode
- QFN-16 (3 mm x 3 mm)
- These Devices are Pb-Free and are RoHS Compliant


## **Typical Applications**


- Desktop Application
- System Power
- XDSL, Modems, DC–DC Modules
- Set Top Box
- HD Driver
- LED Driver, DVD Recorders




# **ON Semiconductor®**

http://onsemi.com





(Note: Microdot may be in either location)



## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP5252MNTXG	QFN16 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





Figure 1. NCP5252 Typical Block Diagram





## **PIN FUNCTION DESCRIPTION**

Pin No	Symbol	Description
1	V <sub>CC</sub>	Internal LDO power supply
2	BST	Top MOSFET driver input supply, a bootstrap capacitor connection between LX and this pin.
3	PGOOD	Power good indicator of the output voltage. High impedance (open drain) if power good (in regulation). Low impedance if power not good.
4	EN/SKIP	This pin serves as two functions. Enable: Logic control for enabling the switcher. SKIP: Power saving mode (Skip and Force PWM) programmable pin.
5	COMP	Output of the error amplifier.
6	FB	Output voltage feed back.
7	VO	Output voltage.
8	AGND	Analog ground.
9	FREQ_SET	Frequency selection pin, 0 V = 333k, No connect = 500 kHz, 5 V = 1.0 MHz
10	V5	Power supply for analog circuit.
11–13	PGND	Ground reference and high-current return path for the bottom power MOSFET.
14–15	LX	Switch node between the top MOSFET and bottom MOSFET.
16	V <sub>CC</sub>	Internal Main FET power supply
17	EPAD	Connect to PGND for thermal enhancement. Exposed pad is not electrically connected.

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
V <sub>CC</sub> Power Supply Voltage to AGND	V <sub>CC</sub>	-0.3, 15	V
EN / SKIP to AGND	V <sub>EN</sub>	-0.3, 15	V
Bootstrap Supply Voltage: BST to LX	V <sub>BST</sub> – V <sub>LX</sub>	-0.3, 15	V
LDO regulator: V5 to AGND	V5 – V <sub>AGND</sub>	-0.3, 6	V
Input / Output Pins to AGND	V <sub>IO</sub>	-0.3, 6	V
Switch Node to PGND	V <sub>LX</sub>	15 –1 (DC) –5 (200 ns)	V
PGND	V <sub>PGND</sub>	-0.3, 0.3	V
Thermal Resistance Junction-to-Ambient (0 Ifpm)	R <sub>θJA</sub>	90	°C/W
Thermal Resistance Junction-to-Case (0 lfpm)	R <sub>θJC</sub>	15	°C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to + 85	°C
Operating Junction Temperature Range	ТJ	-40 to + 150	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	PD	1.4	W
Moisture Sensitivity Level	MSL	1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# V<sub>CC</sub> UNDERVOLTAGE

Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> UVLO Rise Threshold		4.1	4.3	4.5	V
V <sub>CC</sub> UVLO Hysteresis		300	400	500	mV

<b>ELECTRICAL CHARACTERISTICS (V<sub>CC</sub></b>	= 4.5 to 13.2 V, $T_A = -40^{\circ}C$ to 85°C, unless other noted)
---	--


Characteristics	Symbol	Test Conditions	Min	Тур	Max	Unit
SUPPLY VOLTAGE						
Input Voltage	V <sub>CC</sub>		4.5		13.2	V
POR Threshold for Internal Reset Logic	V <sub>CC_POR</sub>			3.0	3.7	V
SUPPLY CURRENT		-				
V <sub>CC</sub> Quiescent Supply Current	ICC_FPWM	$\label{eq:expansion} \begin{array}{l} {\sf EN/SKIP} = 5 \; {\sf V},  {\sf V}_{{\sf FB}} = 1 \; {\sf V} \; ({\sf No} \; {\sf switching}), \\ {\sf V}_{{\sf CC}} = 4.5 \; {\sf V} \; {\sf to} \; 13.2 \; {\sf V} \end{array}$		1.0	2.5	mA
V <sub>CC</sub> Shutdown Current	I <sub>VCC_SD</sub>	EN/SKIP = 0 V			10	μA
BST Quiescent Supply Current	IBST_FPWM	$EN/SKIP = H, V_{FB} = 1 V, V_{BST} = 5 V$			0.3	mA
BST Shut Down Current	I <sub>BST_SD</sub>	$EN/SKIP = L, V_{FB} = 1 V, V_{BST} = 5 V$			10	μA
VCC Input Current	IV <sub>CC</sub>	FREQ_SET = AGND. FREQ = 333 kHz		18		mA
LDO REGULATOR						
V5 Regulator Voltage	V5	$V_{CC} > 6 V, I_{V5} = 5 mA$	4.85	5.0	5.15	V
V5 Rise Threshold	V5_th+	Wake Up	4.1	4.3	4.45	V
V5 UVLO Hysteresis	V5 <sub>HYS</sub>		300	400	500	mV
V5 Loading	V5 <sub>LOAD</sub>				3.0	mA
V5 Current Limit	I <sub>LIMIT_V5</sub>		20			mA
Drop-out Voltage (V <sub>CC</sub> - V5)	V <sub>DR</sub>	Io = 5 mA, T <sub>A</sub> = 25°C, V <sub>CC</sub> = 4.5 V, FB = 1V			200	mV
POWER GOOD						
Power Good High Threshold	VPGH	PGOOD in from higher Vo (PGOOD goes high)	100	110	120	%
Power Good High Hysteresis	VPGH_HYS	PGOOD high hysteresis (PGOOD goes low)		5		%
Power Good Low Threshold	VPGL	PGOOD in from lower Vo (PGOOD goes high)	75	85	95	%
Power Good Low Hysteresis	VPGL_HYS	PGOOD low hysteresis (PGOOD goes low)		-5		%
Power Good High Delay	Td_PGH			150		μs
Power Good Low Delay	Td_PGL			1.5		μs
Output Overvoltage Rising Threshold	OVPth+	OVPth+ = VPGH + VPGH_SYS	105	115	125	%
Over voltage Fault Propagation Delay	OVPTblk	FB Forced 2% above trip threshold		1.5		μs
Output Undervoltage Trip Threshold	UVPth	UVPth = VPGL + VPGL_HYS	70	80	90	%
Output Undervoltage Protection Blanking Time	UVPTblk			8.0		μs
REFERENCE OUTPUT						
Internal Reference Voltage	V <sub>REF</sub>	25°C −40°C to 85°C	0.594 0.591	0.6 0.6	0.606 0.609	V
Output Voltage Accuracy (Note 1)		$V_{IN}$ = 12 V, Io = 0 A to 2 A	-1	0	+1	%
Line Regulation (Note 1)		V <sub>IN</sub> = 5 to 12 V, I <sub>OUT</sub> = 500 mA		0.1		%/V
OSCILLATOR						
Operation Frequency	F <sub>SW</sub>	FREQ_SET = V5	900	1000	1100	kHz
		FREQ_SET = NC	450	500	550	kHz
		FREQ_SET = AGND	300	333	366	kHz
INTERNAL SOFT-START						
Soft-Start Time	t <sub>SS</sub>	Digital Soft-Start (V <sub>OUT</sub> from 10% to 90%)		800	Ì	μs

1. Guaranteed by design, not tested in production. 2. Test mode disables the  $T_{\rm on}/T_{\rm off}$  min.


Characteristics	Symbol	Test Conditions	Min	Тур	Max	Unit	
SWITCHING MODULATOR			•	•	•		
Minimum T <sub>on</sub>	T <sub>on_min</sub>	(Note 1)	40	50	60	ns	
Minimum T <sub>off</sub>	T <sub>off_min</sub>	(Note 1)	200	225	250	ns	
PWM Comparator Offset	_	(Note 1)		5.0	10	mV	
Propagation Delay of PWM Comparator	TD_PWM	(Note 1)			20	ns	
VOLTAGE ERROR AMPLIFIER							
DC Gain	GAIN_VEA	(Note 1)	80	88		dB	
Open-Loop Phase Margin	PH_EA	(Note 1)	50			Deg	
Unity Gain Bandwidth	BW_VEA	(Note 1)	15	20		MHz	
Slew Rate	SR_VEA	COMP PIN TO GND = 100 pF (Note 1)	5.0			V/µs	
FB Bias Current	I <sub>bias FB</sub>				0.1	μA	
Output Voltage Swing	V <sub>max_EA</sub>	I <sub>source_EA</sub> = 2mA	3.3	3.5		V	
	– V <sub>min_EA</sub>	 I <sub>sink EA</sub> = 2mA		0.15	0.3	V	
OVERCURRENT PROTECTION LIN							
High Side Peak Current Limit (Cycle-by-Cycle)	HSOC	T <sub>on</sub> Minimum > 100 ns (Notes 1 & 2)	3.4	4.0	4.6	Α	
Low Side Valley Current Limit, Short–Circuit (4 µs)	LSOC_S	(Notes 1 & 2)	3.0	3.75	4.5	А	
Low Side Valley Current Limit (Current Limit, 16 μs)	LSOC_L	(Notes 1 & 2)	2.0	2.5	3.4	Α	
POWER OUTPUT SECTION							
Internal Main FET ON-Resistance	R <sub>DS(on)_M</sub>	(I <sub>LX</sub> =100mA, VBST-LX = 5 V, FB = 0, T <sub>A</sub> = 25°C) (Note 1)		150	225	mΩ	
Internal Sync FET ON-Resistance	R <sub>DS(on)_</sub> F	(I <sub>LX</sub> = 100 mA, FB = 1 V, T <sub>A</sub> = 25°C) (Note 1)		100	150	mΩ	
LX Leakage Current	LX_LK	$V_{EN} = 0V, LX = 0, V_{CC} = 13.2 V$			+5.0	μA	
		LX = 13.2, V <sub>CC</sub> = 13.2 V			-5.0	μA	
CONTROL SECTION			•	•	•		
EN / SKIP Logic Input Voltage for	V <sub>EN DISABLE</sub>	Set as Disable	0.7	1.0	1.3	V	
Disable	V <sub>EN_HYS</sub>	Hysteresis		300		mV	
EN / SKIP Logic Input Voltage for FPWM	V <sub>EN_FPWM</sub>	Set as FCCM mode	1.7	1.95	2.10	V	
EN / SKIP Logic Input Voltage for	V <sub>EN_SKIP</sub>	Set as SKIP Mode	2.25	2.45	2.65	V	
Skip Mode	 V <sub>EN_HYS</sub>	Hysteresis		250	İ	mV	
EN / SKIP Source Current	I <sub>EN SOURCE</sub>	V <sub>EN SKIP</sub> = 0 V	1	1	0.1	μA	
EN / SKIP Sink Current	I <sub>EN_SINK</sub>	– V <sub>EN_SKIP</sub> = 5 V	1	1	0.1	μA	
EN_SKIP Logic Input Delay		Change mode delay active		3	1	Clk	
PGOOD Pin ON Resistance	PGOOD_R	I_PGOOD = 5 mA	1	75	1	Ω	
PGOOD Pin OFF Current	PGOOD_LK	PGOOD = 5 V	1	1	1	μA	
OUTPUT DISCHARGE MODE				•	•		
Output Discharge On-Resistance	R <sub>discharge</sub>	EN = 0 V		20	35	Ω	
THERMAL SHUTDOWN							
Thermal Shutdown	T <sub>sd</sub>	(Note 1)		150		°C	


1. Guaranteed by design, not tested in production. 2. Test mode disables the  $T_{\rm on}/T_{\rm off}$  min.

## **TYPICAL OPERATING CHARACTERISTICS**




## **TYPICAL OPERATING CHARACTERISTICS**






 $(Vin = 12 V, I_{LOAD} = 10 mA, \\ L = 5 \mu H, C_{OUT} = 100 \mu F) \\ Upper trace: Input voltage, 5 V/div \\ Lower trace: Output voltage, 1 V/div \\ Time base: 500 \mu s/div$ 

Figure 15. Soft-Start Waveforms for Vout = 3.3 V




 $\begin{array}{l} L=5 \ \mu H, C_{OUT}=100 \ \mu F) \\ \mbox{Upper trace: Input voltage, 5 V/div} \\ \mbox{Lower trace: Output voltage, 1 V/div} \\ \mbox{Time base: 500 } \mu s/div \end{array}$ 

Figure 16. Soft-Start Waveforms for Vout = 1.2 V





 $\begin{array}{l} (V_{in}=12 \; V, \; I_{LOAD}=200 \; m\text{A}, \; L=5 \; \mu\text{H}, \; C_{OUT}=100 \; \mu\text{F}) \\ \text{Upper trace: Output ripple voltage, 50 mV/div} \\ \text{Middle trace: Lx pin switching waveform, 5 V/div} \\ \text{Lower trace: Inductor current waveforms, 1 A/div} \\ \text{Time base: 2 } \mu\text{s/div} \end{array}$ 

Figure 17. DCM Switching Waveforms for Vout = 1.2 V




 $\begin{array}{l} (V_{in}=12 \; V, \; I_{LOAD}=200 \; \text{mA}, \; L=5 \; \mu\text{H}, \; C_{OUT}=100 \; \mu\text{F}) \\ \text{Upper trace: Output ripple voltage, 50 mV/div} \\ \text{Middle trace: Lx pin switching waveform, 5 V/div} \\ \text{Lower trace: Inductor current waveforms, 500 mA/div} \\ \text{Time base: 2 } \mu\text{s/div} \end{array}$ 







 $(V_{in} = 12 \text{ V}, \text{ I}_{LOAD} = 1 \text{ A}, \text{ L} = 5 \ \mu\text{H}, \text{ C}_{OUT} = 100 \ \mu\text{F} ) \\ Upper trace: Output ripple voltage, 50 mV/div \\ Middle trace: Lx pin switching waveform, 5 V/div \\ Lower trace: Inductor current waveforms, 1 A/div \\ Time base: 2 \ \mu\text{s}/div$ 

### Figure 18. CCM Switching Waveforms for Vout = 1.2 V







### Figure 20. CCM Switching Waveforms for $V_{out}$ = 3.3 V




 $\begin{array}{l} (V_{in}=12 \; V, \; L=5 \; \mu H, \; C_{OUT}=100 \; \mu F, \; Freq=500 \; kHz) \\ Upper \; trace: \; Output \; dynamic \; voltage, \; 100 \; mV/div \\ Lower \; trace: \; Output \; current, \; 1 \; A/div \\ Time \; base: \; 50 \; \mu s/div \end{array}$ 







 $\begin{array}{l} (V_{in}$  = 12 V, L = 5  $\mu$ H, C<sub>OUT</sub> = 100  $\mu$ F, Freq = 1 MHz) Upper trace: Output dynamic voltage, 100 mV/div Lower trace: Output current, 1 A/div Time base : 50  $\mu$ s/div

# Figure 23. Load Transient Response for $V_{out} = 3.3 V$



 $\begin{array}{l} (V_{in}=5 \; V, \; L=5 \; \mu H, \; C_{OUT}=100 \; \mu F, \; Freq=1 \; MHz) \\ Upper \; trace: \; Output \; dynamic \; voltage, \; 100 \; mV/div \\ Lower \; trace: \; Output \; current, \; 1 \; A/div \\ Time \; base: \; 50 \; \mu s/div \end{array}$ 








Figure 24. Load Transient Response for  $V_{out} = 3.3 V$ 

## DETAILED OPERATING DESCRIPTION

#### General

The NCP5252 is a PWM regulator intended for DC–DC conversion from 5 V & 12 V buses and supplies up to a 2 A load. The NCP5252 is a step down synchronous–rectifier buck topology regulator with integrated high–side and a low–side NMOS switch. The output voltage of the converter can be precisely regulated down to 600 mV  $\pm 1.0\%$  when the V<sub>FB</sub> pin is tied to V<sub>OUT</sub>. The switching frequency can be adjusted to 333 kHz, 500 kHz or 1 MHz. A skip mode can be enabled to provide light load efficiency.

The NCP5252 includes features like power good monitor, internal soft-start, cycle-by-cycle current limit, short circuit protection, output undervoltage/overvoltage protection and thermal shutdown.

### **Control Logic**

The internal control logic is powered by an internal LDO. The device is controlled by EN/SKIP pin. The EN/SKIP serves two functions. When voltage of EN/SKIP is below VEN\_DISABLE, the converter will shut down. If the voltage of EN/SKIP is set between VEN\_FPWM and VEN\_SKIP, the device will force to PWM mode operation. When voltage level of EN/SKIP is above VEN\_SKIP, the device will operate in PFM power saving mode. During start–up, the internal LDO is activated and power–on reset occurs which resets the logic and all protection faults. Once  $V_{REF}$  reaches its regulation voltage, an internal signal will wake up the supply undervoltage monitor which will assert a "GOOD" condition. In addition, the NCP5252 continuously monitors  $V_{CC}$  level with an undervoltage lockout (UVLO) function.

#### Forced PWM Operation (FPWM Mode)

The device is operating in the force PWM mode if an EN/SKIP pin voltage is set between VEN\_FPWM and VEN\_SKIP threshold. The low-side Power MOSFET is forced to be the complement of high-side Power MOSFET. This allows reverse inductor current. During the soft-start operation, the NCP5252 will automatically run as FPWM mode until output voltage is higher than internal soft-start ramp.

#### Pulse Skipping Operation (Skip Mode/PFM)

The device operates as skip mode if EN/SKIP pin voltage is higher than 2.9 V. Skip mode can reduce the switching loss at light load condition.

When the converter inductor current is higher than zero, the converter will run in continuous-conduction-mode (CCM) which behaves exactly the same as FPWM mode. In a light load condition, the regulator will automatically transition to skip mode.

#### **Transient Response Enhancement (TRE)**

For the conventional PWM controller in CCM, the fastest response time is one switching cycle in the worst case. To further improve transient response in CCM, a transient response enhancement circuitry is implemented inside the NCP5252.

In CCM operation, the controller is continuously monitoring the COMP pin output voltage of the error amplifier and detecting the load transient events. The functional block diagram of TRE is shown as follows:




Figure 25. Block Diagram of TRE Circuit

Once the large transient occurs, the COMP signal may be large enough to exceed the threshold and then TRE "flag" signal will be asserted in a short period which is typically around one normal switching cycle.

In this short period, the controller will be running at high frequency and hence has faster response. After that the controller comes back to normal switching frequency operation.

#### **Overcurrent Protection (OCP)**

The NCP5252 will protect the system if an overcurrent event occurs. The regulator will continuously monitor the output current through the internal MOSFETs. If the main MOSFET current exceeds the internal current limit threshold, it will be turned off. If a repetitive overcurrent event occurs, both MOSFETs will be turned off and the device will hold for 3 normal soft–start periods before re–starting. A discharge resistor is turned on to discharge V<sub>o</sub> before re–starting.

#### **Overvoltage Protection (OVP)**

When the SMPS output voltage is above 115% (typ) of the preset nominal regulation voltage for over 1.5  $\mu$ s, an OV fault is set. The high side MOSFET will turn off and the bottom side MOSFET will be turned on to discharge the output until V<sub>o</sub> drops below the default threshold (105%). Then the device will recover to normal regulation.

#### Undervoltage Protection (UVP)

A UVP circuit monitors the output voltage to detect an undervoltage event. The undervoltage limit is 80% (typ) of the nominal output voltage level. If the output voltage is below this threshold for over 4 clock cycles, an UVP fault is set and the device will hold for 3 soft–start periods and then restart the regulator through the soft–start cycle. Before the soft–start time, a discharge resistor is turned on to discharge Vo before re–starting.

## LDO Regulator

The internal LDO regulator (V5) can provide up to 20 mA typically for internal use. Connect a capacitor to pin V5 for proper regulation.

## **Undervoltage Logout**

The UVLO circuit will activate when the  $V_{\mbox{\scriptsize CC}}$  voltage is below 3.5 V (typ). At that time both MOSFETs will turn off.

When the  $V_{CC}$  voltage is higher than 4.0 V, the UVLO flag will be cleared and the soft-start function will activate.

## **Thermal Shutdown**

The IC will shutdown if the die temperature exceeds 150°C. The IC will restart with soft-start operation only after the junction temperature drops below 125°C.





Figure 26. Typical Application Circuit

## Table 1. Typical Design Value

For Vc	c = 12 V /	Application	on								
Vin (V)	Vout (V)	Fsw (kHz)	C1 (pF)	C2 (nF)	R1 (kΩ)	R2 (kΩ)	R3 (kΩ)	R4 (Ω)	C3 (pF)	C4 (µF)	L1 (µH)
12	5	Any	10	2.0	23	10	1.4	200	800	Ceramic 22 µF x 2	5.0
12	3.3	Any	10	2.0	23	10	2.2	200	800	Ceramic 22 µF x 2	5.0
12	1.2	Any	10	2.0	23	10	10	200	800	Ceramic 22 µF x 2	5.0
12	5	Any	10	2.0	54	10	1.4	200	800	SP 100 μF / 12 mΩ	5.0
12	3.3	Any	10	2.0	54	10	2.2	200	800	SP 100 μF / 12 mΩ	5.0
12	1.2	Any	10	2.0	54	10	10	200	800	SP 100 μF / 12 mΩ	5.0
12	5	Any	10	1.0	30	10	1.4	NC	NC	Electrolytic 470 $\mu$ F/160 m $\Omega$	5.0
12	3.3	Any	10	1.0	30	10	2.2	NC	NC	Electrolytic 470 $\mu$ F/160 m $\Omega$	5.0
12	1.2	Any	10	1.0	30	10	10	NC	NC	Electrolytic 470 $\mu$ F/160 m $\Omega$	5.0
For Vc	c = 5 V A	pplicatio	n		•	•					•
Vin (V)	Vout (V)	Fsw (kHz)	C1 (pF)	C2 (nF)	R1 (kΩ)	R2 (kΩ)	R3 (kΩ)	R4 (Ω)	C3 (pF)	C4 (µF)	L1 (µH)
5	3.3	Any	10	2.0	56	10	2.2	200	800	Ceramic 22 $\mu$ F x 2, ESR = 4 m $\Omega$	5.0
5	1.2	Any	10	2.0	56	10	10	200	800	Ceramic 22 $\mu$ F x 2, ESR = 4 m $\Omega$	5.0
5	3.3	Any	10	2.0	100	10	2.2	200	800	SP 100 $\mu$ F / ESR = 12 m $\Omega$	5.0
5	1.2	Any	10	2.0	100	10	10	200	800	SP 100 $\mu$ F / ESR = 12 m $\Omega$	5.0
5	3.3	Any	10	1.0	60	10	2.2	NC	NC	Electrolytic 470 $\mu$ F/ESR = 160 m $\Omega$	5.0
5	1.2	Any	10	1.0	60	10	10	NC	NC	Electrolytic 470 $\mu$ F/ESR = 160 m $\Omega$	5.0








http://onsemi.com 15

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death application functional experses. And expenses has negligent to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative