



Data Sheet


June 15, 2006

FN7281.1

2-Phase, High Speed CCD Driver

The EL7182 is extremely well suited for driving CCD's, especially where high contrast imaging is desirable. The 16V supply rating is attractive for higher voltage CCD applications, as in color fax machines. The input is TTL and 3V compatible. The low quiescent current requirement is advantageous in portable/battery powered systems. The EL7182 is available in 8 Ld PDIP and 8 Ld SOIC packages.

Pinout



EL7182

NC 1 8 NC IN 2 7 OUT GND 3 6 V+ NC 4 5 OUT

Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047

Features

- 3V and 5V Input compatible
- Clocking speeds up to 10MHz
- Reduced clock skew
- 20ns Switching/delay time
- 2A Peak drive
- Low quiescent current
- Wide operating voltage: 4.5V-16V
- · Pb-free plus anneal available (RoHS compliant)

Applications

- CCD Drivers requiring high-contrast imaging
- Differential line drivers
- Push-pull circuits

Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
EL7182CN	EL7182CN	-40 to +85	8 Ld PDIP	MDP0031
EL7182CS	7182CS	-40 to +85	8 Ld SOIC	MDP0027
EL7182CSZ (Note)	7182CSZ	-40 to +85	8 Ld SOIC (Pb-free)	MDP0027
EL7182CSZ-T7 (Note)	7182CSZ	8 Ld SOIC (7 (Pb-free)	" Tape and R	eel)
EL7182CSZ-T13 (Note)	7182CSZ	8 Ld SOIC (7 (Pb-free)	" Tape and R	eel)

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Supply (V+ to Gnd) 16.5V	
Input Pins	
Combined Peak Output Current	
Storage Temperature Range65°C to +150°C	
Ambient Operating Temperature40°C to +85°C	

Operating Junction Temperature
Power Dissipation
SOIC
PDIP

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $T_A = 25^{\circ}C$, V = 15V unless otherwise specified


PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
INPUT						
V _{IH}	Logic "1" Input Voltage		2.4			V
IIH	Logic "1" Input Current	@V+		0.1	10	μA
V _{IL}	Logic "0" Input Voltage				0.8	V
IIL	Logic "0" Input Current	@0V		0.1	10	μA
V _{HVS}	Input Hysteresis			0.3		V
OUTPUT			k			
R _{OH}	Pull-Up Resistance	I _{OUT} = -100mA		3	6	Ω
R _{OL}	Pull-Down Resistance	I _{OUT} = +100mA		4	6	Ω
I _{PK}	Peak Output Current	Source		2		А
		Sink		2		А
IDC	Continuous Output Current	Source/Sink	100			mA
POWER SUPPLY	Y	i	·	•		
IS	Power Supply Current	Input High		2.5	5	mA
VS	Operating Voltage		4.5		16	V

AC Electrical Specifications $T_A = 25^{\circ}C$, V = 15V unless otherwise specified


PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CH	ARACTERISTICS					
t _R	Rise Time	C _L = 500pF		7.5		ns
		C _L = 1000pF		10	20	ns
t _F	Fall Time	C _L = 500pF		10		ns
		C _L = 1000pF		13	20	ns
^t D-ON	Turn-On Delay Time			18	25	ns
^t D-OFF	Turn-Off Delay Time			20	25	ns

2


Timing Table



Standard Test Configuration





Simplified Schematic





3


Typical Performance Curves














Supply Voltage (V)

V_{DD}

10\

100

10

0.1 10 kHz


V_{DD}


4


intersil

*Supply Current (mA)

CASE: Input Level Curve GND В V+ D














Typical Performance Curves (Continued)

















5









MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

NOTES	TOLERANCE	SO28 (SOL-28)	SO24 (SOL-24)	SO20 (SOL-20)	SO16 (0.300") (SOL-16)	SO16 (0.150")	SO-14	SO-8	SYMBOL
-	MAX	0.104	0.104	0.104	0.104	0.068	0.068	0.068	А
-	±0.003	0.007	0.007	0.007	0.007	0.006	0.006	0.006	A1
-	±0.002	0.092	0.092	0.092	0.092	0.057	0.057	0.057	A2
-	±0.003	0.017	0.017	0.017	0.017	0.017	0.017	0.017	b
-	±0.001	0.011	0.011	0.011	0.011	0.009	0.009	0.009	С
1, 3	±0.004	0.704	0.606	0.504	0.406	0.390	0.341	0.193	D
-	±0.008	0.406	0.406	0.406	0.406	0.236	0.236	0.236	Е
2, 3	±0.004	0.295	0.295	0.295	0.295	0.154	0.154	0.154	E1
-	Basic	0.050	0.050	0.050	0.050	0.050	0.050	0.050	е
-	±0.009	0.030	0.030	0.030	0.030	0.025	0.025	0.025	L
-	Basic	0.056	0.056	0.056	0.056	0.041	0.041	0.041	L1
-	Reference	0.020	0.020	0.020	0.020	0.013	0.013	0.013	h
-	Reference	28	24	20	16	16	14	8	Ν

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.


2. Plastic interlead protrusions of 0.010" maximum per side are not included.


3. Dimensions "D" and "E1" are measured at Datum Plane "H".

6

4. Dimensioning and tolerancing per ASME Y14.5M-1994

Plastic Dual-In-Line Packages (PDIP)





MDP0031 PLASTIC DUAL-IN-LINE PACKAGE

NOTES	TOLERANCE	PDIP20	PDIP18	PDIP16	PDIP14	PDIP8	SYMBOL
	MAX	0.210	0.210	0.210	0.210	0.210	А
	MIN	0.015	0.015	0.015	0.015	0.015	A1
	±0.005	0.130	0.130	0.130	0.130	0.130	A2
	±0.002	0.018	0.018	0.018	0.018	0.018	b
	+0.010/-0.015	0.060	0.060	0.060	0.060	0.060	b2
	+0.004/-0.002	0.010	0.010	0.010	0.010	0.010	С
1	±0.010	1.020	0.890	0.750	0.750	0.375	D
	+0.015/-0.010	0.310	0.310	0.310	0.310	0.310	Е
2	±0.005	0.250	0.250	0.250	0.250	0.250	E1
	Basic	0.100	0.100	0.100	0.100	0.100	е
	Basic	0.300	0.300	0.300	0.300	0.300	eA
	±0.025	0.345	0.345	0.345	0.345	0.345	eB
	±0.010	0.125	0.125	0.125	0.125	0.125	L
	Reference	20	18	16	14	8	Ν

NOTES:

- 1. Plastic or metal protrusions of 0.010" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions E and eA are measured with the leads constrained perpendicular to the seating plane.
- 4. Dimension eB is measured with the lead tips unconstrained.
- 5. 8 and 16 lead packages have half end-leads as shown.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

