

# Q Surround Processor Monolithic IC MM1454

## Outline

This is an analog IC virtual surround processor that faithfully reproduces the sound algorithm developed by Q SOUND Labs, Inc.

In particular, when a stereo signal (L/Rch) encoded by Dolby Pro Logic is input to this IC, a virtual rear speaker is created spatially, and this allows reproduction of realistic, 3-dimensional sound from two speakers, without the addition of another speaker.

Q Xpander technology allows deep, spatially wide sound for input of normal stereo signals, as well.

\* Virtual Dolby sound is a system developed by Dolby Labs, Inc. that reproduces realistic Pro Logic sound with just two front left and right speakers, so there is no need for the additional two rear speakers and center speaker normally required for Pro Logic sound.

\* Dolby and Dolby Surround are registered trademarks of Dolby Laboratory Licensing Corporation.

\* The Q Surround virtual processor (MM1454) was developed by Mitsumi Electric, and has not received the certification or authorization of Dolby Laboratory.

\* Mitsumi Electric has no business ties or other relationship with Dolby Laboratory.

## Features

1. Virtual rear speakers allow reproduction of 3-dimensional sound through only two speakers when a Pro Logic encoded source is input.
2. Also reproduces wide sound for a normal stereo source.
3. 2ch input - 2ch output.
4. Few external parts due to use of the active filter created using Mitsumi's bipolar technology.
5. Low noise design Q Surround ON: 15µVrms  
OFF: 10µVrms
6. Simple structure results in small size and low cost.

## Package

SOP-16B

## Applications

1. TV, VCR
2. Audio equipment
3. Computer monitors
4. Active speaker systems

## Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Unit
Storage Temperature	T <sub>STG</sub>	-40~+125	°C
Operating Temperature	T <sub>OPR</sub>	-20~+75	°C
Power Supply Voltage	V <sub>CC</sub> max.	13	V
Input Voltage	V <sub>IN</sub> max.	0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	V
Output Voltage	I <sub>O</sub> max.	10	mA
Allowable loss	P <sub>d</sub>	350	mW


## Recommended Operating Conditions

Item	Symbol	Rating	Unit
Operating temperature	T <sub>OPR</sub>	-20~+75	°C
Operating voltage	V <sub>OP</sub>	4.5~12.0	V
Power supply fall times *7	T <sub>VOFF</sub>	0.1~1.0	s

## Electrical Characteristics (Except where noted otherwise, V<sub>CC</sub>=9V, T<sub>a</sub>=25°C, V<sub>byp</sub>=5V, SW1,2,3: A)


Item	Symbol	Measurement Conditions	Min.	Typ.	Max.	Unit
Current consumption	I <sub>CC</sub>			16	22	mA
Voltage gain Q Surround 1	G <sub>qs1</sub>	SG1 : 0.75Vrms, 1kHz SW2 : B TP1	8.5	9.5	10.5	dB
Voltage gain Q Surround 2	G <sub>qs2</sub>	SG1 : 0.75Vrms, 1kHz SW2 : B TP2	4.0	5.0	6.0	dB
Voltage gain Q Surround 3	G <sub>qs3</sub>	SG2 : 0.75Vrms, 1kHz SW3 : B TP2	8.5	9.5	10.5	dB
Voltage gain Q Surround 4	G <sub>qs4</sub>	SG2 : 0.75Vrms, 1kHz SW3 : B TP1	4.0	5.0	6.0	dB
Voltage gain bias 1	G <sub>by1</sub>	SG1 : 0.75Vrms, 1kHz SW2 : B V <sub>byp</sub> =0V TP1	-1	0	1	dB
Voltage gain bias 2	G <sub>by2</sub>	SG2 : 0.75Vrms, 1kHz SW3 : B V <sub>byp</sub> =0V TP2	-1	0	1	dB
Input voltage amplitude (1)	V <sub>IN1</sub>	V <sub>CC</sub> =9V *1 SW2, 3 : B TP1, TP2	0.75	0.9		Vrms
Input voltage amplitude (2)	V <sub>IN2</sub>	V <sub>CC</sub> =9V *2 SW2, 3 : B TP1, TP2	0.35	0.45		Vrms
Total higher harmonic distortion Q Surround	THD <sub>qs</sub>	(a) SG1 : 0.75Vrms, 1kHz SW2 : B (b) SG2 : 0.75Vrms, 1kHz SW3 : B TP1, TP2		0.1	0.3	%
Total higher harmonic distortion bias	THD <sub>by</sub>	(a) SG1 : 0.75Vrms, 1kHz SW2 : B (b) SG2 : 0.75Vrms, 1kHz SW3 : B V <sub>byp</sub> =0V TP1, TP2		0.03	0.15	%
Output noise voltage Q Surround	V <sub>noqs</sub>	BW=20~20kHz, A Curve TP1, TP2		15	35	μVrms
Output noise voltage bias	V <sub>noby</sub>	BW=20~20kHz, A Curve V <sub>byp</sub> =0V TP1, TP2		10	25	μVrms
R-L channel balance	C <sub>b</sub>	SG1, SG2 : 0.75Vrms, 1kHz V <sub>byp</sub> =0V SW2, 3 : B TP1, TP2	-1.0	0	1.0	dB
B/Q pin voltage (H)	V <sub>byph</sub>	*3	2.1			V
B/Q pin voltage (L)	V <sub>byp1</sub>	*4			0.7	V
B/Q pin voltage (H)	I <sub>byph</sub>	*5 V <sub>byp</sub> =5V TP5			350	μA
B/Q pin voltage (L)	I <sub>byp1</sub>	*6 V <sub>byp</sub> =0V TP5	-1			μA
DET pin voltage (H)	V <sub>deth</sub>	*7 TP6	8.5			V
DET pin voltage (L)	V <sub>detl</sub>	*7 TP6			0.7	V
Input resistance	R <sub>IN</sub>	TP3, TP4	21	30	39	kΩ
Power supply voltage removal rate Q Surround	PSRR <sub>qx</sub>	SG3 : 100mVrms, 100Hz SW1 : B TP1, TP2		-80	-65	dB
Power supply voltage removal rate bias	PSRR <sub>by</sub>	SG3 : 100mVrms, 100Hz SW1 : B V <sub>byp</sub> =0V TP1, TP2		-85	-70	dB
Crosstalk (1)	C <sub>t1</sub>	SG1 : 0.75Vrms, 1kHz SW2 : B *8 V <sub>byp</sub> =0V TP1, TP2		-85	-70	dB
Crosstalk (2)	C <sub>t2</sub>	SG2 : 0.75Vrms, 1kHz SW3 : B *9 V <sub>byp</sub> =0V TP1, TP2		-85	-70	dB

- Note 1: \*1 Input voltage amplitude when output total higher harmonic distortion is 1%. However, the signals input to SG1 and SG2 must be the same phase (phase difference 0 degrees).
- Note 2: \*2 Input voltage amplitude when  $f = 1\text{kHz}$  and output total higher harmonic distortion is 1%. However, the signals input to SG1 and SG2 must be reverse phase (phase difference 180 degrees).
- Note 3: \*3 Voltage when B/Q pin (Pin 3) is considered to be H (Q Surround mode).
- Note 4: \*4 Voltage when B/Q pin (Pin 3) is considered to be L (by pass mode).
- Note 5: \*5 Current that flows in to B/Q pin (Pin 3) when  $V_{byp} = 5\text{V}$ .
- Note 6: \*6 Current that flows out of B/Q pin (Pin 3) when  $V_{byp} = 0\text{V}$ .
- Note 7: \*7 The mute signal for turning off the power amp power supply is output to Pin 4. On this IC, it is recommended that the pop noise generated during power supply fall be muted by turning off the power amp connected to the final stage of MM1454 before turning off the IC power supply.




- Note 8: \*8 Defined as the ratio between Pin 6 output signal and Pin 7 output signal when a signal is input to SG1.
- Note 9: \*9 Defined as the ratio between Pin 7 output signal and Pin 6 output signal when a signal is input to SG2.

**Block Diagram**





Application Circuit





- \*1 Resistor Tolerance  $\pm 1\%$
- \*2 Capacitor Tolerance  $\pm 5\%$
- \*3 The mute signal which switches off the power supply of a power amplifier that is connected with MM1454 appears in the 4 terminal. (NOTE 7)
- \*4 The pop noise which occurs in a moment of the power supply switching on is reduced by connecting the capacitor (10µF) between 2PIN and GND. But if the reduced pop noise cause trouble for your application, we recommend muting the pop noise by the power amplifier that is connected with MM1454.
- \*5 SW1: A QSurround Mode  
SW2: B Bypass Mode

Characteristics



1. LIN-ROUT (RIN-LOUT) Frequency (Q Surround) 2. LIN-ROUT (RIN-ROUT) Frequency (Q Surround)



3. THD of output signal – Input voltage (L<sub>IN</sub>) (QSround) 4. THD of output signal – Input voltage (R<sub>IN</sub>) (QSround)



5. THD of output signal – Input voltage (QSround) f=1kHz, The signals that are inputted in L<sub>IN</sub> and R<sub>IN</sub> are out of phase and same amplitude. 6. Input voltage (1) – Power supply voltage (QSround)



7. Input voltage (2) – Power supply voltage (QSround)

