

# Dual 150mA

# Positive/Negative Low Noise Low Dropout Linear Regulator

#### **FEATURES**

- Low Noise: 20μV<sub>RMS</sub> (Positive) and 30μV<sub>RMS</sub> (Negative)
- Low Quiescent Current: 30µA/Channel
  Wide Input Voltage Range: ±2.3V to ±20V
- Output Current: ±150mA
- Low Shutdown Current: <3µA Total (Typical)
- Low Dropout Voltage: 300mV/Channel
- Adjustable Outputs from ±1.22V to ±20V
- No Protection Diodes Needed
- Stable with 2.2µF Output Capacitors
- Stable with Ceramic, Tantalum or Aluminum Capacitors
- Starts into Reverse Output Voltage
- Current Limit and Thermal Limit
- Low Profile 14-Lead 4mm × 3mm × 0.75mm DFN Package

#### **APPLICATIONS**

- Battery-Powered Instruments
- Bipolar Power Supplies
- Low Noise Power Supplies

# DESCRIPTION

The LT®3032 is a dual, low noise, positive and negative low dropout voltage linear regulator. Each regulator delivers up to 150mA with a typical 300mV dropout voltage. Each regulator's quiescent current is low (30 $\mu$ A operating and <3 $\mu$ A in shutdown) and well-controlled in dropout, making it an excellent choice for battery-powered circuits.

Another key feature of the LT3032 is low output noise. Adding an external 10nF bypass capacitor to each regulator reduces output noise to  $20\mu V_{RMS}/30\mu V_{RMS}$  over a 10Hz to 100kHz bandwidth. The LT3032 is stable with minimum output capacitors of 2.2 $\mu$ F. The regulators do not require the addition of ESR as is common with other regulators.


Internal protection circuitry includes reverse output protection, current limiting, and thermal limiting. Each regulator is offered as an adjustable output device with an output voltage down to the  $\pm 1.22V$  reference voltages.

The LT3032 is available in a unique low profile 14-lead  $4\text{mm} \times 3\text{mm} \times 0.75\text{mm}$  DFN package with exposed backside pads for each regulator, allowing optimum thermal performance.


LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION

**Dual Polarity Low Noise 150mA Power Supply** 



#### 10Hz to 100kHz Output Noise






# **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

(
INP Pin Voltage±20V
INN Pin Voltage±20V
OUTP Pin Voltage±20V
OUTN Pin Voltage (Note 3)±20V
INP Pin to OUTP Pin Differential Voltage±20V
INN Pin to OUTN Pin Differential Voltage
(Note 3)0.5V, 20V
ADJP Pin Voltage±7V
ADJN Pin Voltage
(with Respect to INN Pin, Note 3)0.5V, 20V
BYPP Pin Voltage±0.5V
BYPN Pin Voltage
(with Respect to INN Pin)±20V
SHDNP Pin Voltage±20V
SHDNN Pin Voltage
(with Respect to INN Pin, Note 3)0.5V, 35V
SHDNN Pin Voltage
(with Respect to GND Pin)20V, 15V
Output Short-Circuit DurationIndefinite
Operating Junction Temperature Range (Note 2)
E, I Grades40°C to 125°C
Storage Temperature Range65°C to 150°C
- · · · · · · · · · · · · · · · · · · ·

# PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3032EDE#PBF	LT3032EDE#TRPBF	3032	14-Lead (4mm × 3mm) Plastic DFN	-40°C to 125°C
LT3032IDE#PBF	LT3032IDE#TRPBF	3032	14-Lead (4mm × 3mm) Plastic DFN	-40°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3032EDE	LT3032EDE#TR	3032	14-Lead (4mm × 3mm) Plastic DFN	-40°C to 125°C
LT3032IDE	LT3032IDE#TR	3032	14-Lead (4mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ .

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum INP Operating Voltage	I <sub>LOAD</sub> = 150mA	•		1.8	2.3	V
Minimum INN Operating Voltage	$I_{LOAD} = -150 \text{mA}$		-2.3	-1.6		V
ADJP Pin Voltage (Notes 4, 5)	$V_{INP}$ = 2V, $I_{LOAD}$ = 1mA 2.3V $\leq$ $V_{INP}$ $\leq$ 20V, 1mA $\leq$ $I_{LOAD}$ $\leq$ 150mA		1.202 1.184	1.22 1.22	1.238 1.256	V
ADJN Pin Voltage (Notes 4, 5, 10)	$\begin{split} V_{INN} &= -2V, \ I_{LOAD} = -1mA \\ -2.3V &\leq V_{INN} \leq -20V, \ -1mA \leq I_{LOAD} \leq -150mA \end{split}$	•	-1.238 -1.256	−1.22 −1.22	-1.202 -1.184	V
Line Regulation (Note 5)	ADJP $\Delta V_{INP} = 2V$ to 20V, $I_{LOAD} = 1$ mA ADJN $\Delta V_{INN} = -2V$ to $-20$ V, $I_{LOAD} = -1$ mA	•		1 1	6 12	mV mV
Load Regulation (Note 5)	ADJP $\begin{aligned} V_{INP} = 2.3 V, \ \Delta I_{LOAD} = 1 \text{mA to } 150 \text{mA} \\ V_{INP} = 2.3 V, \ \Delta I_{LOAD} = 1 \text{mA to } 150 \text{mA} \end{aligned}$	•		-1.5	−7 −15	mV mV
	ADJN $\begin{aligned} V_{INN} = -2.3V, \ \Delta I_{LOAD} = -1 \text{mA to } 150 \text{mA} \\ V_{INN} = -2.3V, \ \Delta I_{LOAD} = -1 \text{mA to } 150 \text{mA} \end{aligned}$	•		1.5	7 15	mV mV
Dropout Voltage	$I_{LOAD} = 1 \text{mA}$	•		0.09	0.20	V
V <sub>INP</sub> = V <sub>OUTP(NOMINAL)</sub> (Notes 6, 7)	$I_{LOAD} = 10$ mA	•		0.15	0.27	V
(110100 0, 1)	I <sub>LOAD</sub> = 50mA			0.21		V
	I <sub>LOAD</sub> = 150mA			0.27		V
Dropout Voltage	$I_{LOAD} = -1 \text{mA}$	•		0.10	0.20	V
V <sub>INN</sub> = V <sub>OUTN</sub> (NOMINAL) (Notes 6, 7)	I <sub>LOAD</sub> = −10mA			0.15	0.27	V
(110100 0, 1)	$I_{LOAD} = -50 \text{mA}$			0.21		V
	$I_{LOAD} = -150 \text{mA}$			0.30		V
GND Pin Current $V_{INP} = V_{OUTP(NOMINAL)}$ , $V_{INN} = 0V$ (Notes 6, 8, 9)	I <sub>LOAD</sub> = 0mA I <sub>LOAD</sub> = 1mA I <sub>LOAD</sub> = 10mA I <sub>LOAD</sub> = 50mA I <sub>LOAD</sub> = 150mA			-25 -70 -350 -1.3 -4	-65 -120 -500 -1.8 -7	μΑ μΑ μΑ mA mA
GND Pin Current $V_{INN} = V_{OUTN(NOMINAL)}$ , $V_{INP} = 0V$ (Notes 6, 8, 9, 10)	I <sub>LOAD</sub> = 0mA I <sub>LOAD</sub> = -1mA I <sub>LOAD</sub> = -10mA I <sub>LOAD</sub> = -50mA I <sub>LOAD</sub> = -150mA			30 85 300 0.75 2	70 180 600 1.5 5	μΑ μΑ μΑ mA mA
ADJP Pin Bias Current	(Notes 5, 9)			30	100	nA
ADJN Pin Bias Current	(Notes 5, 9)			-30	-100	nA
Shutdown Threshold	SHDNP  VOUTP = Off to On    SHDNP  VOUTP = On to Off    SHDNN  VOUTN = Off to On (Positive)    SHDNN  VOUTN = Off to On (Negative)    SHDNN  VOUTN = On to Off (Positive)    SHDNN  VOUTN = On to Off (Negative)	•	0.25 -2.8 0.25	0.7 0.6 1.4 -1.9 1.4 -1.9	2 2 -0.25	V V V V V
SHDNP Pin Current (Note 9)	VSHDNP = 0V VSHDNP = 20V		-1	1	1 4	μΑ μΑ



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SHDNN Pin Current (Note 9)	V <sub>SHDNN</sub> = 0V V <sub>SHDNN</sub> = 15V V <sub>SHDNN</sub> = -15V		-1	6 -3	1 15 –9	μΑ μΑ μΑ
Quiescent Current in Shutdown	$V_{INP} = 6V$ , $V_{\overline{SHDNP}} = 0V$ , $V_{INN} = 0V$ $V_{INN} = -6V$ , $V_{\overline{SHDNN}} = 0V$ , $V_{INP} = 0V$	•		0.1 -3	8 -10	μA μA
Output Voltage Noise (10Hz to 100kHz)	$C_{OUTP} = 10 \mu F, C_{BYPP} = 0.01 \mu F, I_{LOAD} = 150 mA$ $C_{OUTN} = 10 \mu F, C_{BYPN} = 0.01 \mu F, I_{LOAD} = -150 mA$			20 30		μV <sub>RMS</sub> μV <sub>RMS</sub>
Ripple Rejection V <sub>RIPPLE</sub> = 0.5V <sub>P-P,</sub> f <sub>RIPPLE</sub> = 120Hz	$V_{INP}$ to $V_{OUTP}$ = 1.5V (Average), $I_{LOAD}$ = 100mA $V_{INN}$ to $V_{OUTN}$ = -1.5V (Average), $I_{LOAD}$ = -100mA		50 46	68 60		dB dB
Current Limit	$ \begin{aligned} & V_{INP} = 7V, \ V_{OUTP} = 0V \\ & V_{INN} = -7V, \ V_{OUTN} = 0V \\ & V_{INP} = 2.3V, \ \Delta V_{OUTP} = -0.1V \\ & V_{INN} = -2.3V, \ \Delta V_{OUTN} = 0.1V \end{aligned} $	•	170 170	400 350		mA mA mA
INP Reverse Leakage Current	$V_{INP} = -20V$ , $V_{OUTP} = 0V$	•			-1	mA
INN Reverse Leakage Current	V <sub>INN</sub> = 20V, V <sub>OUTN</sub> , V <sub>ADJN</sub> , V <sub>SHDNN</sub> = Open Circuit	•			1	mA
Reverse Output Current (Notes 5, 11)	$V_{OUTP} = V_{ADJP} = 1.22V, V_{INP} < 1.22V$			5	10	μА

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2.** The LT3032 is tested and specified under pulse load conditions such that  $T_J \cong T_A$ . The LT3032E is 100% tested at  $T_A = 25^{\circ}$ C. Performance of the LT3032E over the full  $-40^{\circ}$ C to 125°C operating junction temperature range is assured by design, characterization, and correlation with statistical process controls. The LT3032I regulators are guaranteed over the full  $-40^{\circ}$ C to 125°C operating junction temperature range.

**Note 3.** Parasitic diodes exist internally between the INN pin and the OUTN, ADJN, and SHDNN pins. These pins cannot be pulled more than 0.5V below the INN pin during fault conditions, and must remain at a voltage more positive than the INN pin during operation.

**Note 4.** Operating conditions are limited by maximum junction temperature. Specifications do not apply for all possible combinations of input voltages and output currents. When operating at maximum input voltages, the output current ranges must be limited. When operating at maximum output currents, the input voltage ranges must be limited.

**Note 5.** The LT3032 is tested and specified for these conditions with the ADJP pin tied to the OUTP pin and the ADJN pin tied to the OUTN pin.

**Note 6.** To satisfy requirements for minimum input voltage, the LT3032 is tested and specified for these conditions with an external resistor divider (two 250k resistors) from OUTP/OUTN to the corresponding ADJP/ADJN pin to give an output voltage of  $\pm 2.44$ V. The external resistor divider adds a  $5\mu A$  DC load on the output.

**Note 7.** Dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current. In dropout, output voltage equals:

V<sub>INP/INN</sub> - V<sub>DROPOUT</sub>

For lower output voltages, dropout voltage is limited by the minimum input voltage specification under some output voltage/load conditions; see curves for Minimum INN Voltage and Minimum INP Voltage in Typical Performance Characteristics. LTC is unable to guarantee Maximum Dropout Voltage specifications at 50mA and 150mA due to production test limitations with Kelvin-Sensing the package pins. Please consult the Typical Performance Characteristics for curves of Dropout Voltage as a function of Output Load Current and Temperature.


**Note 8.** GND pin current is tested with  $V_{INP} = V_{OUTP(NOMINAL)}$  or  $V_{INN} = V_{OUTN(NOMINAL)}$  and a current source load. This means the device is tested while operating in its dropout region. This is the worst-case GND pin current. GND pin current decreases slightly at higher input voltages.


**Note 9.** Positive current flow is into the pin. Negative current flow is out of the pin.


**Note 10.** For input-to-output differential voltages from INN to OUTN greater than -7V, a  $-50\mu A$  load is needed to maintain regulation.


**Note 11.** Reverse output current is tested with the INP pin grounded and the OUTP pin forced to 1.22V. This current flows into the ADJP and OUTP pins and out the GND pin.


LINEAR TECHNOLOGY



























30321










#### **Positive Side GND Pin Current** vs I<sub>LOAD</sub>









#### SHDNP Pin Threshold




**SHDNN** Pin Thresholds









#### **SHDNP** Pin Input Current


























































































3032


OUTN, 10Hz to 100kHz Output Noise, CBYPN = 0




#### OUTN, 10Hz to 100kHz Output Noise, $C_{BYPN} = 0.01 \mu F$




**OUTP Transient Response** 




**OUTP Transient Response**  $C_{BYPP} = 0.01 \mu F$ 



**OUTN Transient Response**  $C_{BYPN} = 0$ 



**OUTN Transient Response** 





#### PIN FUNCTIONS

**OUTP (Pin 1):** Positive Output. This output supplies power to the positive side load. A minimum output capacitor of 2.2µF is required to prevent oscillations. Larger output capacitors are required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more information on output capacitance, bypass capacitance, and reverse output characteristics.

**ADJP (Pin 2):** Positive Adjust. This is the input to the positive side error amplifier. This pin is internally clamped to ±7V. It has a typical bias current of 30nA which flows into the pin (see curve of ADJP Pin Bias Current vs Temperature in the Typical Performance Characteristics). The ADJP pin voltage is 1.22V referenced to ground and the output voltage range is 1.22V to 20V.

BYPP (Pin 3): Positive Bypass. The BYPP pin is used to bypass the reference of the positive side regulator to achieve low noise performance. The BYPP pin is clamped internally to  $\pm 0.6 \text{V}$  (one  $\text{V}_{BE}$ ). A small capacitor from OUTP to this pin will bypass the reference to lower the output voltage noise. A maximum value of  $0.01 \mu F$  is used for reducing output voltage noise to a typical  $20 \mu \text{V}_{RMS}$  over the 10Hz to 100kHz bandwidth. If not used, this pin must be left unconnected.

**GND** (Pins 4, 5, Exposed Pad Pin 15): Ground. One of the DFN's exposed backside pads (Pin 15) is an electrical connection to ground. To ensure proper electrical and thermal performance, solder Pin 15 to the PCB's ground and tie directly to Pins 4 and 5. Connect the bottom of the positive and negative output voltage setting resistor dividers directly to Pins 4 and 5 for optimum load regulation performance.

INN(Pin 6, 9, Exposed Pad Pin 16): Negative Input. The DFN package's second exposed backside pad (Pin 16) is an electrical connection to INN. To ensure proper electrical and thermal performance, solder Pin 16 to the PCB's negative input supply and tie directly to Pins 6 and 9. Power is supplied to the negative side of the LT3032 through the INN pins. A bypass capacitor is required on this pin if it is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of  $1\mu\text{F}$  to  $10\mu\text{F}$  is sufficient.

**OUTN(Pin 7):** Negative Output. This output supplies power to the negative side load. A minimum output capacitor of 1μF is required to prevent oscillations. Larger output capacitors are required for applications with large transient loads to limit peak voltage transients. A parasitic diode exists between OUTN and INN; OUTN can not be pulled more negative than INN during normal operation, or more than 0.5V below INN during a fault condition. See the Applications Information section for more information on output capacitance and bypass capacitors.

**ADJN(Pin 8):** Negative Adjust. This is the input to the negative side error amplifier. The ADJN pin has a typical bias current of 30nA that flows out of the pin. The ADJN pin voltage is –1.22V referenced to ground, and the output voltage range is –1.22V to –20V. A parasitic diode exists between ADJN and INN. The ADJN pin cannot be pulled more negative than INN during normal operation, or more than 0.5V below INN during a fault condition.

SHDNN(Pin 10): Negative Shutdown. The SHDNN pin puts the negative side into a low power shutdown state. The SHDNN pin is referenced to ground for regulator control, allowing the negative side to be driven by either positive or negative logic. The negative output will be off if the SHDNN pin is within ±0.8V(typical) of ground. Pulling the SHDNN pin more than -1.9V or +1.6V(typical) will turn the negative output on. The SHDNN pin can be driven by 5V logic or open-collector logic with a pull-up resistor. The pull-up resistor is required to supply the pull-up current of the open-collector device, normally several microamperes, and the SHDNN pin current, typically 3µA out of the pin (for negative logic) or  $6\mu$ A into the pin (for positive logic). If unused, the SHDNN pin must be connected to INN. The negative output will be shut down if the SHDNN pin is open circuit. A parasitic diode exists between SHDNN and INN, the SHDNN pin cannot be pulled more negative than INN during normal operation, or more than 0.5V below INN during a fault condition.

**BYPN(Pin 11):** Negative Bypass. The BYPN pin is used to bypass the reference of the negative side regulator to achieve low noise performance. A small capacitor from OUTN to this pin will bypass the reference to lower the output voltage noise. A maximum value of  $0.01\mu F$  is used for reducing output voltage noise to a typical  $30\mu V_{RMS}$ 



#### PIN FUNCTIONS

over the 10Hz to 100kHz bandwidth. If not used, this pin must be left unconnected.

SHDNP (Pin 12): Positive Shutdown. The SHDNP pin puts the positive side into a low power shutdown state. The positive output will be off when the SHDNP pin is pulled below 0.8V(typical). The SHDNP pin can be driven by 5V logic or open-collector logic with a pull-up resistor. The pull-up resistor is required to supply the pull-up current of the open-collector device, normally several microamperes, and the SHDNP pin current, typically 1µA into the pin. If unused, the SHDNP pin must be connected to INP. The positive output will be shut down if the SHDNP pin is open circuit. The SHDNP pin can be tied directly to the SHDNN pin and both pins driven directly by positive logic for a single point control of both outputs.

**NC (Pin 13):** No Connect. The No Connect pin has no connection to internal circuitry and may be tied to INP, GND, INN, SHDNP, SHDNN, OUTP, OUTN, floated, or tied to any other point.

INP(Pin 14): Positive Input. Power is supplied to the positive side of the LT3032 through the INP pin. A bypass capacitor is required on this pin if it is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of  $1\mu F$  to  $10\mu F$  is sufficient.

The LT3032 is a dual 150mA positive and negative low noise low dropout linear regulator with micropower guiescent current and shutdown. It supplies ±150mA at a dropout of 300mV. Output voltage noise can be lowered on the positive side to  $20\mu V_{RMS}$  and to  $30\mu V_{RMS}$  on the negative side over the 10Hz to 100kHz bandwidth with the addition of 0.01µF reference bypass capacitors. Additionally, the reference bypass capacitors improve transient response, lowering the settling time for transient load conditions. Quiescent current is  $20\mu A$  for the positive side and  $-30\mu A$ for the negative side, typically dropping to less than 3µA total in shutdown. In addition to the low quiescent current, the LT3032 incorporates several protection features which make it ideal for use in battery-powered systems. If the load is common mode between the two outputs, it does not matter which output starts first; either output can be pulled to the opposing side of ground and the regulator will still start and operate.

#### **Setting Output Voltage**

The LT3032 has output voltage ranges of 1.22V to 20V for the positive side and -1.22V to -20V for the negative side. The output voltages are set by the ratio of two external resistor dividers as shown in Figure 1. The LT3032 servos the outputs to maintain the voltages at the ADJP and ADJN pins to 1.22V and -1.22V, respectively. The current in the bottom resistor of each divider (R1P or R1N) is equal to 1.22V/R1 and the current in the top resistor (R2P or R2N) is equal to the current in the bottom resistor plus the respective ADJP/ADJN pin bias current. The bias current for ADJP and ADJN is 30nA at 25°C, flowing into the pin for ADJP and flowing out of the pin for ADJN. The output voltages can then be calculated using the formulas shown in Figure 1. The value of R1P or R1N should be less than 250k to minimize errors in the resultant output voltage caused by the ADJP/ADJN pin bias current. Note that in shutdown the respective output is turned off and the divider current will be zero. Curves of ADJP Pin Voltage, ADJN Pin Voltage, ADJP Pin Bias Current, and ADJN Pin Bias Current (all vs Temperature) appear in the Typical Performance Characteristics.




Figure 1. Setting Output Voltages

The LT3032 is tested and specified with the ADJP/ADJN pin tied to the respective OUTP/OUTN pin and a  $\pm 5\mu A$  DC load (unless otherwise specified) for an output voltage of  $\pm 1.22V$ . Specifications for output voltages greater than this will be proportional to  $\pm 1.22V$ ; ( $V_{OUT}/\pm 1.22V$ ). For example, load regulation for an output current change of 1mA to 150mA is -2mV typical at  $V_{OUTN} = -1.22V$ . At  $V_{OUTN} = -1.2V$ , load regulation is:

$$(-12V/-1.22V) \bullet (-2mV) = -19.6mV$$

#### Bypass Capacitors and Low Noise Performance

The LT3032 provides reasonable noise performance without reference bypass capacitors from OUTP/OUTN to the corresponding BYPP/BYPN pin. Using the LT3032 with the addition of reference bypass capacitors lowers output voltage noise. Good quality low leakage capacitors are recommended. These capacitors bypass the internal references for the positive and negative sides of the LT3032, providing low frequency noise poles. The noise poles provided by the bypass capacitors decrease the output voltage noise to as low as  $20\mu V_{RMS}$  for the positive side and  $30\mu V_{RMS}$  for the negative side with the use of  $0.01\mu F$  bypass capacitors.

The BYPP pin and BYPN pin are high impedance nodes and leakage into or out of these pins affects the reference voltage. The BYPP pin operates at approximately 74mV



at 25°C during normal operation where the BYPN pin operates at approximately -60mV. DC leakages on the order of 1 $\mu$ A into or out of these pins can throw off the internal reference by 20% or more.

#### **Output Capacitance and Transient Response**

The LT3032 requires output capacitors for stability. It is designed to be stable with most low ESR capacitors (typically ceramic, tantalum or low ESR electrolytic). A minimum output capacitor of 2.2 $\mu$ F with an ESR of 3 $\Omega$ or less is recommended to prevent oscillations on each output. The LT3032 is a micropower device and output transient response is a function of output capacitance. Larger values of output capacitance decrease peak deviations and provide improved transient response for larger load current changes. Additional capacitors, used to decouple individual components powered by the LT3032, increase the effective output capacitor value. When using bypass capacitors (for low noise operation), larger values of output capacitors are needed. For 100pF of bypass capacitance, 3.3µF of output capacitance is recommended. With a 330pF bypass capacitor or larger, a 4.7µF output capacitor is recommended. The shaded region of Figure 2 defines the range over which the LT3032 is stable. The minimum ESR needed is defined by the amount of bypass capacitance used, while the maximum ESR is  $3\Omega$ . These requirements are applicable to both the positive and negative linear regulator.




Figure 2. Stability

Give extra consideration to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but they tend to have strong voltage and temperature coefficients as shown in Figures 3 and 4. When used with a 5V regulator, a 16V 10µF Y5V capacitor can exhibit an effective value as low as 1µF to 2µF for the DC bias voltage applied and over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors. The X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified in situ for a given application.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress. In a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients. Tapping on the ceramic bypass capacitor with a pencil generated the noise shown in Figure 5. Similar vibration induced behavior can masquerade as increased output voltage noise.

LINEAR




Figure 3. Ceramic Capacitor DC Bias Characteristics




Figure 4. Ceramic Capacitor Temperature Characteristics




Figure 5. Noise Resulting From Tapping on a Ceramic Capacitor

#### **Stability and Input Capacitance**

Low ESR, ceramic input bypass capacitors are acceptable for applications without long input leads. However, applications connecting a power supply to an LT3032's circuit's INP/INN and GND pins with long input wires combined with low ESR, ceramic input capacitors are prone to voltage spikes, reliability concerns and applicationspecific board oscillations. The input wire inductance found in many battery-powered applications, combined with the low ESR ceramic input capacitor, forms a high-Q LC resonant tank circuit. In some instances this resonant frequency beats against the output current dependent LDO bandwidth and interferes with proper operation. Simple circuit modifications/solutions are then required. This behavior is not indicative of LT3032 instability, but is a common ceramic input bypass capacitor application issue.

The self-inductance, or isolated inductance, of a wire is directly proportional to its length. Wire diameter is not a major factor on its self-inductance. For example, the self-inductance of a 2-AWG isolated wire (diameter = 0.26") is about half the self-inductance of a 30-AWG wire (diameter = 0.01"). One foot of 30-AWG wire has about 465nH of self-inductance.

One of two ways reduces a wire's self-inductance. One method divides the current flowing towards the LT3032 between two parallel conductors. In this case, the farther apart the wires are from each other, the more the self-inductance is reduced; up to a 50% reduction when placed a few inches apart. Splitting the wires basically connects two equal inductors in parallel, but placing them in close proximity gives the wires mutual inductance adding to the self-inductance. The second and most effective way to reduce overall inductance is to place both forward and return current conductors (the input and GND wires) in very close proximity. Two 30-AWG wires separated by only 0.02", used as forward—and return—current conductors, reduce the overall self-inductance to approximately one-fifth that of a single isolated wire.

If wiring modifications are not permissible for the applications, including series resistance between the power supply and the input of the LT3032 also stabilizes the application. As little as  $0.1\Omega$  to  $0.5\Omega$ , often less, is effective in damping the LC resonance. If the added impedance between the power supply and the input is unacceptable, adding ESR to the input capacitor also provides the necessary damping of the LC resonance. However, the required ESR is generally higher than the series impedance required.

#### Thermal Considerations

The power handling capability of the device is limited by the maximum rated junction temperature (125°C). The power dissipated by the device is made up of the following components:

- 1. Output current of each side multiplied by the respective input/output voltage differential:  $(I_{OUT})(V_{IN} \text{ to } V_{OUT})$ , and
- 2. GND pin current for each side multiplied by its input voltage:  $(I_{GND})(V_{IN})$

The GND pin current of each side is found by examining the GND Pin Current curves in the Typical Performance Characteristics. Total power dissipation equals the sum for both channels of the components listed above.

The LT3032 has internal thermal limiting designed to protect each side of the regulator during overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

The LT3032 is a surface mount device and heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

# Note that the Exposed Pads (Pins 15 and 16) are electrically connected to ground (GND) and the negative input (INN) respectively.

The following table lists thermal resistance as a function of copper area on a fixed board size. All measurements were taken in still air on a 4-layer FR-4 board with 1oz solid internal planes and 2oz external trace planes with a total finished board thickness of 1.6mm.

Table 3. DE Package, 14-Lead DFN

COPPER AREA			THERMAL RESISTANCE
TOPSIDE*	BACKSIDE	BOARD AREA	(JUNCTION-TO-AMBIENT)
2500mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	32°C/W
1000mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	33°C/W
225mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	38°C/W
100mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	43°C/W

<sup>\*</sup>Device is mounted on topside

For further information on thermal resistance and using thermal information, refer to JEDEC standard JESD51, notably JESD51-12.

PCB layers, copper weight, board layout and thermal vias affect the resultant thermal resistance. This table provides thermal resistance numbers for best-case 4-layer boards with 1oz internal and 2oz external copper. Modern, multilayer PCBs may not be able to achieve quite the same level performance as found in this table.



#### **Calculating Junction Temperature**

Example: Given a positive output voltage of 3.3V, a positive input voltage of 4V to 6V, output current range from 10mA to 150mA, negative output voltage of –3.3V, negative input voltage of –5V to –6V, a negative output current of –100mA, and a maximum ambient temperature of 50°C, what will the maximum junction temperature be for a 2500mm<sup>2</sup> board with topside copper of 1000mm<sup>2</sup>?

The power in each side equals:

 $P_{SIDE} = (V_{IN(MAX)} - V_{OUT})(I_{OUT(MAX)}) + (V_{IN(MAX)} \bullet I_{GND})$  where.

 $I_{OUTP(MAX)} = 150mA$ 

 $V_{INP(MAX)} = 6V$ 

 $I_{GND}$  at  $(I_{OUTP} = 150 \text{mA}, V_{INP} = 6 \text{V}) = 3.7 \text{mA}$ 

 $I_{OUTN(MAX)} = -100mA$ 

 $V_{INN(MAX)} = -6V$ 

 $I_{GND}$  at  $(I_{OUTN} = -100 \text{mA}, V_{INN} = -6 \text{V}) = -1.5 \text{mA}$ 

The total power equals:

PTOTAL = PPOSITIVE + PNEGATIVE

So,

 $P_{POSITIVE} = 150 \text{mA}(6 \text{V} - 3.3 \text{V}) + 3.7 \text{mA}(6 \text{V}) = 0.43 \text{W}$ 

 $P_{NEGATIVE} = -100 \text{mA} (-6 \text{V} + 3.3 \text{V}) - 1.5 \text{mA} (-6 \text{V}) = 0.28 \text{W}$ 

 $P_{TOTAL} = 0.43W + 0.28W = 0.71W$ 

Junction Temperature equals:

 $T_J = T_A + P_{TOTAL} \bullet \theta_{JA}$  (using tables)

 $T_J = 50^{\circ}C + 0.71W \cdot 33^{\circ}C/W = 73.4^{\circ}C$ 

In this case, the junction temperature is below the maximum rating, ensuring reliable operation.

#### **Protection Features**

The LT3032 incorporates several protection features that make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the LT3032 is protected against reverse input voltages and reverse output voltages on both channels.

Current limit protection and thermal overload protection protect the device against current overload conditions at the outputs of the part. For normal operation, the junction temperature should not be allowed to exceed 125°C.

The positive input of the LT3032 withstands 20V reverse voltage. The negative input also withstands reverse voltage, but the negative input may not be more than 0.5V (one  $V_{BE}$ ) higher than the OUTN and  $\overline{SHDNN}$  pins. This provides protection against batteries that are plugged in backwards.

The outputs of the LT3032 can be pulled to opposing voltages without damaging the part. The outputs may be pulled to the opposing polarity with a load that is common mode between the two and one regulator starts before the other; in this condition, it does not matter which regulator started first. Both sides are capable of having the output pulled to the opposing polarity and both will still start and operate.

If an input is left open circuit or grounded, the corresponding output can be pulled to its opposing polarity by as much as 20V. The output will act like an open circuit; no current will flow into or out of the pin. If the input is powered by a voltage source, the output will source the short-circuit current and will protect itself by thermal limiting. In this case, grounding the respective SHDNP/SHDNN pin will turn off that side of the LT3032 and stop the output from sourcing current.

The ADJP pin can be pulled above or below ground by ±7V without damage to the device. If the input is left open circuit or grounded, the ADJP pin acts like an open circuit when pulled below ground and like a large resistor (typically 100k) in series with a diode when pulled above ground.



In situations where the ADJP pin is connected to a resistor divider that would pull the ADJP pin above its 7V clamp voltage if the output is pulled high, the ADJP pin input current must be limited to less than 5mA. For example, a resistor divider is used to provide a 1.5V output from the 1.22V reference and the output is forced to 20V. The top resistor of the divider must be chosen to limit the current into the ADJP pin to less than 5mA when the ADJP pin is at 7V. The 13V difference between OUTP and ADJP divided by the 5mA maximum current into the ADJP pin yields a minimum top resistor value of 2.6k.

In circuits where a backup battery is required on the positive output, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage or is left open circuit. Current flow back into OUTP follows the curve shown in Figure 6.




Figure 6. Reverse Output Current

If the INP pin is forced below the OUTP pin or the OUTP pin is pulled above the INP pin, input current typically drops to less than 2µA. This can happen if the device is connected to a discharged (low voltage) bat-tery and the output is held up by a backup battery or a second regulator circuit. The state of the SHDNP pin has no effect on the reverse output current if OUTP is pulled above INP.

Like many IC power regulators, the negative side of the LT3032 has safe operating area (SOA) protection. The safe operating area protection activates when the differential voltage between INN and OUTN is greater than -7V. The SOA protection decreases current limit as a function of the voltage differential between INN and OUTN and keeps the power transistor inside a safe operating region for all values of forward input-to-output voltage. The protection is designed to provide some output current at all values of INN to OUTN differential voltage up to the Absolute Maximum Rating. A  $50\mu A$  load is required to maintain regulation for INN to OUTN differential voltages greater than -7V.

When power to the negative side is first turned on, as the input voltage rises, OUTN follows INN, allowing the regulator to start into very heavy loads. During start-up, as the INN voltage is rising, the differential voltage between INN and OUTN is small, allowing the negative side to supply large output currents. With a high INN voltage, a problem can occur wherein removal of an output short will not allow the output voltage to fully recover. Other regulators, such as the LT1175, LT1964, and LT3080 also exhibit this phenomenon, so it is not unique to the LT3032.


The problem occurs with a heavy output load when the INN voltage is high and the OUTN voltage is low. Common situations are immediately after the removal of a short-circuit or when the SHDNN pin is pulled high after the INN pin has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable operating points for the negative side of the LT3032. With this double intersection, the INN supply may need to be cycled down to zero and brought up again to make OUTN recover.




# PACKAGE DESCRIPTION

#### DE14MA Package 14-Lead Plastic DFN, Multichip (4mm × 3mm)

(Reference LTC DWG #05-08-1731 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED




#### NOTE

- 1. DRAWING PROPOSED IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



# TYPICAL APPLICATION

#### ±5V to ±15V Tracking Supply



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1175	800mA Negative Low Dropout Micropower Regulator	$V_{\text{IN}}$ : –4.5V to -20V, $I_{\text{Q}}$ = 45 $\mu\text{A},0.5\text{V}$ Dropout Voltage, S8, DD-Pak, T0-220 and S0T-223 Packages
LT1761	100mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20μV <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, ThinSOT package
LT1762	150mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20μV <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, MS8 package
LTC1844	150mA, Very Low Dropout LDO	80mV Dropout Voltage, Low Noise <30 $\mu$ V $_{RMS},$ V $_{IN}$ = 1.6V to 6.5V, Stable with 1 $\mu$ F Output Capacitors, ThinSOT Package
LT1962	300mA, Low Noise LDO	270mV Dropout Voltage, Low Noise: 20μV <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, MS8 Package
LT1964	200mA, Low Noise, Negative LDO	340mV Dropout Voltage, Low Noise 30μV <sub>RMS</sub> , V <sub>IN</sub> = -1.8V to -20V, ThinSOT Package
LT3023	Dual 100mA, Low Noise, Micropower LDO	$V_{IN}$ : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, VDO = 0.30V, $I_Q$ = 40 $\mu$ A, ISD < 1 $\mu$ A; DFN and MS10E Packages
LT3024	Dual 100mA/500mA, Low Noise, Micropower LDO	$V_{IN}$ : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, VDO = 0.30V, $I_Q$ = 60 $\mu A$ , ISD < 1 $\mu A$ ; DFN and TSSOP-16E Packages
LT3027	Dual 100mA, Low Noise, Micropower LDO with Independent Inputs	$V_{IN}$ : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, VD0 = 0.30V, $I_Q$ = 50 $\mu$ A, ISD < 1 $\mu$ A; DFN and MS10E Packages
LT3028	Dual 100mA/500mA, Low Noise, Micropower LDO with Independent Inputs	$V_{IN}$ : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, VD0 = 0.32V, $I_Q$ = 60 $\mu$ A, ISD < 1 $\mu$ A; DFN and TSSOP-16E Packages
LT3029	Dual 500mA/500mA, Low Dropout, Low Noise, Micropower Linear Regulator	Low Noise: $20\mu V_{RMS}$ (10Hz to 100kHz), Low Quiescent Current: $55\mu A$ per Channel Wide Input Voltage Range: 1.8V to 20V (Common or Independent Input Supply) Adjustable Output: 1.215V Reference, Very Low Quiescent Current in Shutdown: $<1\mu A$ per Channel Stable with $3.3\mu F$ Minimum Output Capacitor, Thermally Enhanced 16-Lead MSOP and 16-Lead (4mm $\times$ 3mm) DFN Packages
LT3082	200mA, Parallelable, Single Resistor, Low Dropout Linear Regulator	Wide Input Voltage Range: 1.2V to 40V Low Value Input/Output Capacitors Required: 0.22μF, Single Resistor Sets Output Voltage Initial Set Pin Current Accuracy: 1%, Low Output Noise: 40μV <sub>RMS</sub> (10Hz to 100kHz) Reverse-Battery Protection, Reverse-Current Protection 8-Lead SOT-23, 3-Lead SOT-223 and 8-Lead 3mm × 3mm DFN Packages

ThinSOT is a trademark of Linear Technology Corporation.

