

LM2685 **Dual Output Regulated Switched Capacitor Voltage** Converter

General Description

The LM2685 CMOS charge-pump voltage converter operates as an input voltage doubler, +5V regulator and inverter for an input voltage in the range of +2.85V to +6.5V. Five low cost capacitors are used in this circuit to provide up to 50mA of output current at +5V (± 5%), and 15mA at -5V. The LM2685 operates at a 130 kHz switching frequency to reduce output resistance and voltage ripple. With an operating current of only 800µA (operating efficiency greater than 80% with most loads) and 6µA typical shutdown current, the LM2685 is ideal for use in battery powered systems. The device is in a small 14-pin TSSOP package.


- TSSOP-14 package
- 80% typical conversion efficiency at 25mA
- Input voltage range of 2.85V to 6.5V
- Independent shutdown control pins

Applications

- Cellular phones
- Pagers
- PDAs
- Handheld instrumentation
- 3.3V to 5V voltage conversion applications

Features

- +5V regulated output
- Inverts V₀₅(+5V) to V_{NEG}(-5V)
- Doubles input supply voltage



Typical Application and Connection Diagram

V_{IN} 🗖 GND 🗖 2 3 V_{NEG} LM2685 V_{NSW} CE 🗖 5 SDP 🗖 6

SDN 🗖

10110002 14-Pin TSSOP

14 □ C₁ -

11

q 🗖 C₂ +

8

13 🗖 C₁ +

12 🗖 V_{DBL}

 $10 \square V_{05}$

□ V_{PSW}

⊐ c₂ -

Ordering Information

Order Number	Package Type	NSC Package Drawing	Supplied As
LM2685MTC	TSSOP-14	MTC14	94 Units, Rail
LM2685MTCX	TSSOP-14	MTC14	2.5k Units, Tape and Reel

10110001

DS101100 © 2004 National Semiconductor Corporation

Pin Description

Pin No.	Name	Function
1	V _{IN}	Power supply input voltage.
2	GND	Power supply ground.
3	V _{NEG}	Negative output voltage created by inverting V ₀₅ .
4	V _{NSW}	V _{NEG} output connected through a series switch, NSW.
5	CE	Chip enable input. This pin is high for normal operation and low for shutdown. (See Shutdown and Load Disconnect section in the Detailed Device Description division).
6	SDP	Positive side shutdown input. This pin is low for normal operation and high for positive side shutdown and V _{PSW} load disconnect. (See Shutdown and Load Disconnect section in the Detailed Device Description division).
7	SDN	Negative side shutdown input. This pin is low for normal operation and high for negative side shutdown and V _{NSW} load disconnect. (See Shutdown and Load Disconnect section in the Detailed Device Description division).
8	C2 ⁻	The negative terminal of inverting charge-pump capacitor, C2.
9	C2+	The positive terminal of inverting charge-pump capacitor, C2.
10	V ₀₅	Regulated +5V output.
11	V _{PSW}	V ₀₅ output connected through a series switch, PSW.
12	V _{DBL}	Voltage Doubler Output. (2.85V \leq V _{IN} \leq 5.4V. See Voltage Doubler section).
13	C ₁ ⁺	The positive terminal of doubling charge-pump capacitor, C1.
14	C ₁ -	The negative terminal of doubling charge-pump capacitor, C1.

www.national.com

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (VIN to GND or GND	
to V _{NEG})	6.8V
SDN, SDP, CE	(GND – 0.3V) to
	$(V_{IN} + 0.3V)$
V ₀₅ Continuous Output Current	80mA
V05 Short-Circuit Duration to GND	
(Note 2)	Indefinite

Continuous Power Dissipation (T_A = 25°C) (Note 3) 600mW T_{JMAX} (Note 3) 150°C θ_{JA} (Note 3) 140°C/W Operating Ambient Temp. Range -40°C to 85°C Operating Junction Temp. Range -40°C to 125°C Storage Temp. Range -65°C to 150°C Lead Temp. (Soldering, 10 sec.) 300°C ESD Rating (Note 4) 2kV

Electrical Characteristics

Limits with standard typeface apply for $T_J = 25^{\circ}C$, and limits in **boldface type** apply over the full temperature range. Unless otherwise specified $V_{IN} = 3.6V$, $C_1 = C_2 = C_3 = C_5 = 2.2\mu$ F. $C_4 = 4.7\mu$ F (Note 5)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V+	Supply Voltage		2.85		6.5	V
Ι _Q	Supply Current	No Load		800	1600	μA
		No Load, $V_{IN} = 6.5V$		300	600	
I _{SD}	Shutdown Supply Current	V _{IN} = 6.5V		6	30	μA
V _{SD}	Shutdown Pin Input Voltage for	Logic Input High @ 6.5V	2.4			v
	CE, SDP, SDN	Logic Input Low @ 6.5V			0.8	
I _L (+5V)	Output Current at V ₀₅	$2.85V < V_{IN} < 6.5V$			50	mA
R _O (–5V)	Output Resistance at V _{NEG}	I _L = 15mA (Note 6)		20	40	Ω
F _{sw}	Switch Frequency		85	130	180	kHz
P_{EFF}	Average Power Efficiency at V_{05}	$2.85V \le V_{IN} \le 6.5V$ IL = 25mA to GND		82		%
V ₀₅ (Output Regulation	$ImA < I_L < 50mA, V_{IN} = 6.5V$ (Note 7)	4.848	5.05	5.252	v
		1mA < I _L < 50mA, V _{IN} = 6.5V (Note 7)	4.797	5.05	5.303	
G _{LINE}	Line Regulation	$2.85V < V_{IN} < 3.6V$		0.25		- %/V
		$3.6V < V_{IN} < 6.5V$		0.05		
G _{LOAD}	Load Regulation	1mA < I _L < 50mA, V _{IN} = 6.5V		0.3	1.0	%
R _{sw}	Series Switch Resistance V_{NEG} to	V _{IN} > 2.85V		1.5		
	V _{NSW}					Ω
	V ₀₅ to V _{PSW}			5.0]

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. **Note 2:** V_{05} may be shorted to GND without damage. However, shorting V_{NEG} to V_{05} may damage the device and must be avoided. Also, for temperature above 85°C, V_{05} must not be shorted to GND or device may be damaged.

Note 3: The maximum allowable power dissipation is calculated by using $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$, where T_{JMAX} is the maximum junction temperature, T_A is the ambient temperature and θ_{JA} is the junction-to-ambient thermal resistance of the specified package.

Note 4: The human body model is a 100 pF capacitor discharged through a $1.5k\Omega$ resistor into each pin.

Note 5: In the typical operating circuit, capacitors C_1 and C_2 are 2.2μ F, 0.3Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.


Note 6: Specified output resistance includes internal switch resistance and ESR of capacitors. See the Detailed Device Description section.

Note 7: The 50 mA maximum current assumes no current is drawn from V_{DBL} pin. See Voltage Doubler section in the Detailed Device Description.

LM2685

Typical Performance Characteristics


Unless otherwise specified, $T_A = 25^{\circ}C$, $V_{IN} = 3.6V$.




www.national.com


Typical Performance Characteristics Unless otherwise specified, $T_A = 25^{\circ}C$, $V_{IN} = 3.6V$. (Continued)

Line Transient Response (with 5mA Load)



10110014 A: INPUT VOLTAGE: $V_{IN} = 3.2V$ to 6.0V, 5V/div B: OUTPUT VOLTAGE: V_{PSW}: 100mV/div C: OUTPUT VOLTAGE: V_{NSW}: 100mV/div






A: CE INPUT: 5V/div

B: OUTPUT VOLTAGE: VPSW: 5V/div C: OUTPUT VOLTAGE: V_{NSW}: 5V/div


V_{NSW} Response to SDN (with 5mA Load)

10110017




A: SDN INPUT: 5V/div B: OUTPUT VOLTAGE (V_{NSW}): 5V/div

V₀₅ Load Transient Response



10110015 A: LOAD CURRENT: ILOAD = 5mA to 39.6mA, 10mA/div

B: OUTPUT VOLTAGE: V05: 10mV/div




A: SDP INPUT: 5V/div

B: OUTPUT VOLTAGE: 5V/div

V₀₅ Response to SDP (with 5mA


V_{NSW} Load Transient Response



10110016 A: LOAD CURRENT: $I_{LOAD} = 4.4mA$ to -9.4mA, 10mA/div

B: OUTPUT VOLTAGE: V_{NSW}: 50mV/div

V_{NSW} Response to SDP (with 5mA



A: SDP INPUT: 5V/div

B: OUTPUT VOLTAGE (V_{NSW}): 5V/div

Detailed Device Description




FIGURE 1. Functional Block Diagram

The LM2685 CMOS charge pump voltage converter operates as an input voltage doubler, +5V regulator and inverter for an input voltage in the range of +2.85V to +6.5V. It delivers maximum load currents of 50mA and 15mA for the regulated +5V and the inverted output voltages respectively, with an operating current of only 800µA. It also has a typical shutdown current of 6µA. All these performance qualities make the LM2685 an ideal device for battery powered systems.

The LM2685 has three main functional blocks: a voltage doubler, a low dropout (LDO) regulator, and a voltage inverter. *Figure 1* shows the LM2685 functional block diagram.

VOLTAGE DOUBLER

The voltage doubler stage doubles the input voltage $V_{\rm IN},$ within the range of +2.85V to +5.4V. For $V_{\rm IN}$ above 5.4V, the doubler shuts off and the input voltage is passed directly to $V_{\rm DBL}$ via an internal power switch.

The doubler contains four large CMOS switches which are switched in a sequence to double the input supply voltage. *Figure 2* illustrates the voltage conversion scheme. When S2 and S4 are closed, C1 charges to the supply voltage V_{IN}. During this time interval, switches S1 and S3 are open. In the next time interval, S2 and S4 are opened at the same time, S1 and S3 are closed, the sum of the input voltage V_{IN} and the voltage across C1 gives the $2V_{In}$ and the voltage across C2 gives the $2V_{IN}$ at V_{DBL} output. V_{DBL} supplies the LDO regulator. It is recommended not to load V_{DBL} when V_{05} has a load of 50mA. For proper operation, the sum of V_{DBL} and V_{05} loads must not be more than 50mA.

The Schottky diode D1 is only needed for start-up. The internal oscillator circuit uses the V_{DBL} and GND pins. The voltage across them must be larger than 1.8V to ensure the operation of the oscillator. During start-up, D1 is used to charge up the voltage at V_{DBL} pin to start the oscillator; it

www.national.com

also protects the device from turning on its own parasitic diode and potentially latching up. The diode should have enough current carrying capability to change capacitor C3 at start-up, as well as a low forward voltage to prevent the internal parasitic diode from turning on. A Schottky diode like 1N5817 can be used for most applications. If the input ramp is less than 10V/ms, a smaller schottky diode like MBR0520LT1 can be used to reduce the circuit size.




FIGURE 2. Voltage Doubler Principle

+5 LDO REGULATOR

 V_{DBL} is the input to an LDO regulator that regulates it to a +5 output voltage at $V_{05}.$ V_{PSW} is tied to V_{05} through a series switch PSW. The LDO output capacitor (4.7µF Tantalum) may be tied to either V_{05} or $V_{PSW}.$

INVERTER

From the V₀₅ output, a –5V output is created at V_{NEG} by means of an inverting charge pump. This negative output is unregulated, meaning that it's output will droop as the load current at V_{NEG} increases. The inverter contains four large

6

LM2685

Detailed Device Description

(Continued)

CMOS switches which are in a sequence to invert the input supply voltage. *Figure 3* illustrates the voltage conversion scheme. When S1 and S3 are closed, C1 charges to the supply voltage V_{05} . During this time interval, switches S2 and S4 are open. In the second time interval, S1 and S3 are open; at the same time, S2 and S4 are closed, C1 is charging C2. After a number of cycles, the voltage cross C2 will be pumped to V_{05} . Since the anode of C2 is connected to ground, the output at the cathode of C2 equals $-(V_{05})$ when there is no load current. The output voltage drop when a load is added is determined by the parasitic resistance ($R_{ds}(on)$ of the MOSFET switches and the ESR of the capacitors) and the charge transfer loss between capacitors.




FIGURE 3. Voltage Inverter Principle

SHUTDOWN AND LOAD DISCONNECT

In addition to the nominal charge pump and regulator functions, the LM2685 features shutdown and load disconnect circuitry. CE (chip enable) and SDP (shutdown positive) perform the same task with opposite input polarities. When CE is low or SDP is high, all circuit blocks are disabled and V₀₅ falls to ground potential. This is the same result as when the die temperature exceeds 150°C (typical), and the device's internal thermal shutdown is triggered.

Forcing SDN (shutdown negative) high disables only the inverting charge pump. The doubling charge pump and the LDO regulator continue to operate, so the V_{05} and the V_{PSW} remain at 5V.

The LM2685 incorporates two low impedance switches tied to the V₀₅ and V_{NEG} outputs, because some special applications require load disconnect and this is achievable via the switches. Switch PSW connects V₀₅ to V_{PSW}, and switch NSW connects V_{NEG} to V_{NSW}. In normal operation, these switches are closed, allowing 5V loads to be tied to either V₀₅ or V_{PSW} and –5V loads to be tied to either V_{NEG} or V_{NSW}. Driving SDN high opens switch NSW only, while forcing CE low or SDP high, opens both the PSW and NSW.

Application Information

CAPACITOR SELECTION

The output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors.

VOLTAGE DOUBLER EXTERNAL CAPACITORS

The selection of capacitors are based on the specifications of the dropout voltage (which equals I_{OUT} R_{OUT}), the output voltage ripple, and the converter efficiency.

$$R_{OUT} = 2 R_{SW} + \frac{2}{f_{OSC} \times C_1} + 4 ESR_{C_1} + ESR_{C_3}$$

where R_{SW} is the sum of the ON resistance of the internal MOSFET switches as shown in *Figure 2*.

The peak-to-peak output voltage ripple is determined by the oscillator frequency, the capacitance and ESR of the capacitor C3.

$$V_{\text{RIPPLE}} = \frac{I_{\text{L}}}{f_{\text{OSC}} \times C_2} + 2 \times I_{\text{L}} \times \text{ESR}_{C_3}$$

١

High capacitance (2.2μ F to higher), low ESR capacitors can reduce the output resistance and the voltage ripple.

Power efficiency of =
$$\frac{P_{OUT}}{P_{IN}} = \frac{l_L^2 R_L}{l_L^2 R_L + l_L^2 R_{OUT} + l_Q (V+)}$$

where $I_Q(V+)$ is the quiescent power loss of the IC device, and I^2_LR is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

Low ESR capacitors (table to be referenced) are recommended to maximize efficiency, reduce the output voltage drop and voltage ripple.

+5 LDO REGULATOR EXTERNAL CAPACITORS

The voltage doubler output capacitor, C3, serves as the input capacitor of the +5 LDO regulator. The output capacitor C4, must meet the requirement for minimum amount of capacitance and appropriate ESR (Equivalent Serving Resistance) for proper operation. The ESR value must remain within the regions of stability as shown in *Figure 4*, *Figure 5* and *Figure 6* to ensure output's stability. A minimum capacitance of 1µF is required at the output. This can be increased without limit, but a 4.7µF tantalum capacitor is recommended for loads ranging upto the maximum specification. With lighter loads of less or equal to 10mA, ceramic capacitor of at least 1µF and ESR in the milliohms can be used. This has to be connected to V_{PSW} pin instead of the V₀₅ pin.

Any output capacitor used should have a good tolerance over temperature for capacitance and ESR values. The larger the capacitor, with ESR within the stable region, the better the stability and noise performance.





FIGURE 4. ESR Curve for C_{OUT} = 2.2µF



STABLE

0.1

0.01

0

REGION

5 10 15 20 25 30 35 40 45 50

10110027

LOAD CURRENT (mA)

FIGURE 6. ESR Curve for C_{OUT} =10 μF

INVERTER EXTERNAL CAPACITORS

As discussed in the +5 LDO Regulator External Capacitors section, the output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. A minimum of 1µF capacitor with good tolerance over temperature for capacitance and ESR values. The capacitance value can be increased without limit while still maintain high low ESR value. 2.2µF capacitors are recommended for the two external capacitors, C_2 and C_5 of the inverter.

www.national.com

