

LM26484 Power Management Unit

General Description

The LM26484 is a multi-function, configurable Power Management Unit. This device integrates two highly efficient 2.0A Step-Down DC/DC converters, one LDO Controller, a POR (Power On Reset) circuit, and thermal overload protection circuitry. All regulator output voltages are externally adjustable. The LDO controller is a low-voltage NMOS voltage regulator. The LM26484 is offered in a 5 x 4 x 0.8 mm LLP-24 pin package.

Key Specifications

STEP-DOWN DC/DC CONVERTER (BUCK)


- 3.0-5.5V Input Range
- Externally adjustable V_{OUT}:
 - __ Buck1 : 0.8V_3.5V @ 2A
- Buck2 : 0.8V–3.5V @ 2A
- 180° Phase Shift between Bucks Clocks
- 2 MHz PWM switching frequency
- ±1% feedback voltage accuracy
- Automatic soft start
- Current overload protection
- PWM/PFM efficiency modes available

LINEAR REGULATOR (LDO) CONTROLLER


- 3.0V–5.5V Input range
- Externally adjustable V_{OUT}
- ±1.5% feedback voltage accuracy
- Regulated to Low V_{IN} Low V_{OUT} LI-LO (Low Input Low Output) NFET operation
- Input to the LI-LO configuration, can be post regulated when supply is regulated by Buck2
- Up to 1000 mA output current by selection of external FET

Applications

- Digital Cores and I/Os (FPGAs, ASICs, DSPs)
- Automotive infotainment
- Set-top-box
- Cordless phone base station
- Networking router
- Printers



Connection Diagram and Package Mark Information



24-Lead LLP Package (top view)

30066102

Note: The physical placement of the package marking will vary from part to part.

(*) UZXYTT format: 'U' – wafer fab code; 'Z' – assembly code; 'XY' 2 digit date code; 'TT" – die run code. See http://www.national.com/quality/marking_conventions.html for more information on marking information.

Ordering Information

Part Number	Package Marking	Ordering Spec	Buck1	Buck2	Supplied As
LM26484SQE	26484SQ	NOPB	PWM	PWM	250 units, tape-and-reel
LM26484SQ	26484SQ	NOPB	PWM	PWM	1000 units, tape-and-reel
LM26484SQX	26484SQ	NOPB	PWM	PWM	4500 units, tape-and-reel

Pin Descriptions

Pins	Name	I/O	Туре	Description
1	VIN1	Ι	PWR	Power in DC source Buck1 PMOS
2	ENSW1	-	D	Enable for Buck1 switcher, a logic HIGH enables Buck1
3	FB1	_	Α	Buck1 input feedback terminal
4	AVIN	_	PWR	Analog power for internal circuits
5	FB2	_	Α	Buck2 input feedback terminal
6	ENSW2	_	D	Enable for Buck2 switcher, a logic HIGH enables Buck2
7	VIN2	I	PWR	Power in DC source Buck2 PMOS
8	VIN2	Ι	PWR	Power in DC source Buck2 PMOS
9	SW2	0	Α	Buck2 switcher output
10	SW2	0	Α	Buck2 switcher output
11	PGND_SW2	G	G	Buck2 NMOS Power Ground
12	PGND_SW2	G	G	Buck2 NMOS Power Ground
13	ENLDO	I	D	Enable for LDO, a logic HIGH enables LDO
14	LDOGATE	0	Α	LDO Controller output to NMOS power transistor Gate
15	LDOFB	I	Α	LDO Controller input to feedback terminal
16	AGND	G	G	Analog GND
17	GND	G	G	Ground
18	nPOR	0	D	nPOR Active low Reset output. nPOR remains LOW while the input supply is below threshold, and goes HIGH after the threshold is reached and timed delay
19	AVDD	I	PWR	Analog Power Pin
20	PGND_SW1	G	G	Buck1 NMOS Power Ground
21	PGND_SW1	G	G	Buck1 NMOS Power Ground
22	SW1	0	Α	Buck1 switcher output
23	SW1	0	А	Buck1 switcher output
24	VIN1	I	PWR	Power in DC source Buck1 PMOS
DAP	DAP	GND	GND	Connection isn't necessary for electrical performance, but it is recommended for better thermal dissipation.

A: Analog Pin D: Digital Pin G: Ground Pin PWR: Power Pin

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN1, VIN2, AVDD, AVIN -0.3V to +6V nPOR, ENSW1, FB1, ENSW2, FB2, ENLDO, LDO_FB -0.3 to VIN + 0.3V GND to GND SLUG ±0.3V Junction Temperature (T_{J-MAX}) 150°C Storage Temperature Range -65°C to +150°C Maximum Lead Temperature (Soldering) 260°C

ESD Ratings

2 kV
150V
200V

Operating Ratings:

VIN1, VIN2, AVDD, AVIN 3.0V to 5.5V nPOR. ENSW1. ENSW2. ENLDO. 0V to $V_{IN} + 0.3V$ LDO_GATE, SW1, SW2

FB1, FB2 0v to VBuck1 and VBuck2 respectively

Ov to V_{LDO} **LDOFB** Power Dissipation ($P_{D\text{-MAX}}$) $T_A = 85$ °C, $T_{MAX} = 125$ °C 1.2W

Junction Temperature (T_{.I}) Range -40°C to +125°C (Note 3)

Thermal Properties (Notes 5, 6)

Junction-to-Ambient 33.1°C/W based on a 4-layer 1 oz. PCB Thermal Resistance (θ_{JA})

Junction-to-Case 4.3°C/W Thermal Resistance (θ_{JC})

General Electrical Characteristics

Typical values and limits appearing in normal type apply for T_J = 25°C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +125°C. (Notes 2, 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IN}	Operational Voltage Range	AVDD, AVIN	3.0	3.3	5.5	V
T _{SD}	Thermal Shutdown	(Note 3)		160		°C
C _{IN}	Input Capacitor	C9, Figure 1		10		μF
Iq	Quiescent Current "Off"	VIN = 3.3V, ENSW1, ENSW2, ENLDO = 0		0.03	1	μΑ

LDO Controller

Unless otherwise noted, AVDD = AVIN 3.3V, PVIN = 1.8V. Typical values and limits appearing in normal type apply for T_Δ = 25° C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +125°C. (Notes 2, 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IN}	Operational Voltage Range	AVIN LDO internal circuits	3.0	3.3	5.5	V
V _{OUT}	NMOS configuration	Externally configured	0.8		1.5	V
$\overline{V_{FB}}$	Feedback Voltage Accuracy			0.5		V
			-1.5		1.5	%
			-2		2	/0
PSRR	Power Supply Ripple Rejection	F = 10 kHz, Load Current = I _{MAX}		-30		dB
T _{ON}	Turn On Time	Start up from shut-down		500		μsec
C _{FB}	Feedback Capacitor	C11, Figure 1		12		pF
	Output Capacitor	Capacitance for stability:	40	00		μF
C	C10, (Note 1)	-40°C ≤ T _J ≤ 125°C	10	22		
C _{OUT}		ESR (Equivalent Series		0.5		
		Resistance)		0.5		Ω

Buck Converters SW1, SW2

Unless otherwise noted, AVDD=AVIN=VIN1=VIN2 = 3.3V, C_{IN} = 10 μ F, C_{OUT} = 22 μ F, L_{OUT} = 0.5 μ H. Buck1 is configured to 1.8V. Buck2 is configured to 1.0V. Typical values and limits appearing in normal type apply for T_A = 25°C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40° C to $+125^{\circ}$ C. (Notes 2, 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IN}	VIN Range	AVDD=VIN1=VIN2	3.0	3.3	5.5	V
V _{FB}	Feedback Voltage Accuracy			0.5		
			-1.0		+1.0	%
			-1.5		+1.5	
	DC Line Regulation	3.0 < V _{IN} < 3.6		0.174		%/V
ΔV_{OUT}		I _O =1000 mA				
	DC Load Regulation	100 mA < I _O < I _{MAX}		0.75		%/A
f _{OSC}	Oscillator Frequency		1.8	2.0		MHz
I _{PEAK}	Peak Switching Current Limit			3.2		А
R _{DSON} (P)	Pin-Pin Resistance PFET			70	100	mΩ
R _{DSON} (N)	Pin-Pin Resistance NFET			80	100	mΩ
T _{ON}	Turn On Time	Start up from shut-down		500		µsec
C _{IN}	Input Capacitor	Capacitance for stability	10			μF
C _O	Output Capacitor	Capacitance for stability	10	22		μF

I/O Electrical Characteristics

Unless otherwise noted: AVDD=AVIN=VIN1=VIN2 = 3.3V. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in boldface type apply over the entire junction temperature range for operation, $T_J = -40$ to +125°C (Notes 2, 7)

Symbol	Parameter	Min	Тур	Max	Units
V _{IL}	Input Low Level, ENSW1, ENSW2, ENLDO			0.4	V
V _{IH}	Input High Level, ENSW1, ENSW2, ENLDO	0.8*V _{IN}			V
I _{OH}	nPOR		0.01	2	μΑ
V _{OL}	nPOR		0.125	0.25	V
T _{nPOR}	nPOR Delay	60	200	475	msec

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 160°C (typ.) and disengages at T_J = 130°C (typ.)

Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. (MILSTD - 883 3015.7)

Note 5: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature, the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to-ambient thermal resistance of the package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX} = (\theta_{JA} \times P_{D-MAX})$.


Refer to dissipation rating table for P_{D-MAX} values at different ambient temperatures.


Note 6: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. More information is available in National Semiconductor Application Note AN1187.

Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

Note 8: This specification is guaranteed by design.

Typical Performance Characteristics — LDO $T_A = 25^{\circ}C$ unless otherwise noted.








Typical Performance Characteristics — Buck T_A = 25°C unless otherwise noted.

30066108


Startup of Buck1: $V_{OUT} = 1.8V$; $I_{OUT} = 100 \text{ mA}$










Startup of Buck2: $V_{OUT} = 1.0V$; $I_{OUT} = 100 \text{ mA}$









30066156




Efficiency of Buck1, V_{OUT} = 1.8V, at Room Temp



Efficiency of Buck2, V_{OUT} = 1.0V, at Room Temp



Efficiency of Buck1, V_{OUT} = 3.5V at Room Temp



Power-On Reset

Flexible Power Sequencing of Multiple Power Supplies

The two bucks and the LDO in the LM26484 can be individually controlled with ENSW1, ENSW2, and ENLDO, respectively. All the enable inputs need to be either grounded or tied to $\rm V_{IH}.$

The LM26484 provides an active low reset output nPOR. Typical waveform is as shown in *Figure 2* below:




FIGURE 2. Power-On Reset Waveform

LDO Functional Description

The LDO is a linear regulator which targets analog loads characterized by low noise requirements. The LDO is enabled through the ENLDO pin. The output voltage is determined by the configuration of the external feedback resistors, as seen in the typical application circuit (*Figure 1*), R5 and R6.

NO-LOAD STABILITY

The LDO will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

TABLE 1. LDO Configuration and Component Selection Guide

Target	Ideal Resi	stor Values	Common R Values		Actual V _{OUT} with	Feedback Capacitor
V _{OUT} (V)	R5 (KΩ)	R6 (KΩ)	R5 (KΩ)	R6 (KΩ)	Com R (V)	C11 (pF)
0.8	120	200	120	200	0.8	15
0.9	160	200	162	200	0.905	15
1	200	200	200	200	1	15
1.1	240	200	240	200	1.1	15
1.2	280	200	280	200	1.2	12
1.3	320	200	324	200	1.31	12
1.4	360	200	357	200	1.393	10
1.5	400	200	402	200	1.505	10

RESISTOR SELECTION FOR LDO

The output voltage of the LDO on the LM26484 is established by the feed back resistor divider R5 and R6 shown on the typical application circuit (*Figure 1*). The equation for determining V_{OUT} is: $V_{OUT} = V_{FB}^*(R5+R6)/R6$, where V_{FB} is the voltage on the LDO_FB pin.

The LDO control loop will force the voltage on V $_{FB}$ to be 0.50V. Table 1 shows ideal resistor values to establish LDO voltages from 0.8V to 1.5V along with common resistor values to establish these voltages. Common resistors do not always produce the target value. The resulting output voltage using common resistors is also found in Table 1. To keep the power consumed by the feedback network low it is recommended that R6 be established as about 200 k Ω . Lesser values of R6 are OK and can be used at the user's discretion.

NFET SELECTION

There are a few major concerns when selecting an NFET for the LM26484 controller. The most important factor to consider is the maximum power rating. It is important for the NFET to have a maximum power rating larger than the application will need. The LM26484 has the ability to drive the gate voltage very close to VIN and down to approximately 1.5V. Selecting an NFET where the guaranteed operation of the $\rm V_{GS}$ is $\geq 1.5 \rm V$ is important.

Recommended NFET

Part Number	Vendor	V _{GS}	P _{DISSIPATION}
Si1450DH	Vishay	1.5V	2.78W

EXTERNAL CAPACITORS

The LDO on the LM26484 requires external capacitors for regulator stability. These are specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance. The tolerance and temperature coefficient must be considered when selecting the capacitor to ensure that the capacitance will remain close to ideal over the entire operating temperature range.

FEEDBACK CAPACITOR

A Feedback capacitor is required for stability; recommended values can be seen in *Table 1*. This capacitor must be located a distance of not more than 1 cm from the LDO_FB pin and LDO_OUT. Any good quality ceramic or film capacitor should be used.

OUTPUT CAPACITOR

The LDO on the LM26484 is designed specifically to work with very small ceramic output capacitors. A 10.0 μ F ceramic capacitor, marked as C10 in *Figure 1*, temperature types Z5U, Y5V or X7R with ESR between 5 m Ω to 500 m Ω , is suitable for proper operation.

It is also possible to use tantalum or film capacitors, but these are not as attractive for reasons of size and cost. The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the range $50~m\Omega$ to $500~m\Omega$ for stability.

CAPACITOR CHARACTERISTICS

The LDO is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 0.47 μF to 44 μF , ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 10 μF ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability for the LDO.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly, depending on the operating conditions and capacitor type.

In particular, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. The capacitance can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependent on the particular case size, with smaller sizes giving poorer performance figures in general.

Buck Regulator Functional Description

The LM26484 incorporates two high efficiency synchronous switching buck regulators which are 180° out of phase, SW1 and SW2 that deliver voltages from a single DC input voltage. Using a voltage mode architecture with synchronous rectification, both bucks have the ability to deliver up to 2A depending on the input voltage and output voltage (voltage head room), and the inductor chosen (maximum current capability).

There are three modes of operation depending on the current required - PWM, PFM, and shutdown. PWM mode handles current loads of approximately 70 mA or higher, delivering voltage precision with high efficiency. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption ($I_{\rm q}=15~\mu{\rm A}$ typ.) and a longer battery life. The Standby operating mode turns off the device, offering the lowest current consumption. Forced PWM is factory programmed. For Auto PFM-PWM please contact National Semiconductor Sales.

Both SW1 and SW2 can operate up to a 100% duty cycle (PMOS switch always on) for low drop out control of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage.

Additional features include soft-start, under-voltage lockout, current overload protection, and thermal overload protection.

PWM OPERATION

During PWM operation the converter operates as a voltagemode controller with input voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward voltage inversely proportional to the input voltage is introduced.

INTERNAL SYNCHRONOUS RECTIFICATION

While in PWM mode, the buck uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

CURRENT LIMITING

A current limit feature allows the converter to protect the LM26484 and any external components during overload conditions. An internal comparator senses the voltage across an internal sense resistor and will turn on the NFET when the output current is sensed at 2.5A (min.) with 0.5 μH inductors. If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor current has more time to decay, thereby preventing runaway.

PFM OPERATION

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency. For the PFM mode to be enabled, please contact National Semiconductor Sales.

The part will automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

A. The inductor current becomes discontinuous or

B. The peak PMOS switch current drops below the I_{MODE} level

(Typically I_{MODE} < 66 mA +
$$\frac{V_{IN}}{100\Omega}$$
)

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between 0.8% and 1.6% (typ.) above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I_{PFM} level set for PFM mode. The typical peak current in PFM mode is:

$$I_{PFM} = 66 \text{ mA} + \frac{V_{IN}}{80\Omega}$$

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see Figure 3), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is less than 30 μA, which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the 'low' PFM threshold, the cycle repeats to restore the output voltage to ~1.6% above the nominal PWM output voltage.

If the load current should increase during PFM mode (see *Figure 3*) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode.

During shutdown the PFET switch, reference, control and bias circuitry of the converters are turned off. The NFET switch will be on in shutdown to discharge the output. When the converter is enabled, soft start is activated. It is recommended to disable the converter during the system power up and under voltage conditions when the supply is less than 3.0V.




FIGURE 3. PFM vs PWM

SOFT START

The soft-start feature allows the power converter to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The two LM26484 buck converters have a soft-start circuit that limits in-rush current during start-up or the one which ramps up output voltage linearly over about 500 μs . During start-up the switch current limit is ramped up (100 μs , typ.), depending on the kind of soft-start. Soft start is activated only if EN goes from logic low to logic high after V_{IN} reaches 2.8V.

LOW DROPOUT OPERATION

The LM26484 can operate at 100% duty cycle (no switching; PMOS switch completely on) for low dropout support of the

output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. When the device operates near 100% duty cycle, output voltage ripple is approximately 25 mV. The minimum input voltage needed to support the output voltage is

 $V_{IN,} MIN = I_{LOAD} * (R_{DSON, PFET} + R_{INDUCTOR}) + V_{OUT}$

— I_{LOAD} Load current

— R_{DSON, PFET} Drain to source resistance of

PFET switch in the triode region

_ R_{INDUCTOR} Inductor resistance

Component Selection

SW1, SW2 OPERATION

TABLE 2. Buck1/2 Configuration and Component Selection Guide

Target	Ideal Resis	stor Values	Common	R Values	Actual V _{OUT} with Com/R (V)	Actual V _{OUT} Delta from Target (V)	Feedback	Capacitors
V _{OUT} (V)	R1/3 (KΩ)	R2/4 (KΩ)	R1/3 (KΩ)	R2/4 (KΩ)	(V)	(V)	C3/6 (pF)	C4/8 (pF)
0.8	120	200	121	200	0.803	0.002	15	none
0.9	160	200	162	200	0.905	0.005	15	none
1	200	200	200	200	1	0	15	none
1.1	240	200	240	200	1.1	0	15	none
1.2	280	200	280	200	1.2	0	12	none
1.3	320	200	324	200	1.31	0.01	12	none
1.4	360	200	357	200	1.393	-0.008	10	none
1.5	400	200	402	200	1.505	0.005	10	none
1.6	440	200	442	200	1.605	0.005	8.2	none
1.7	427	178	432	178	1.713	0.013	8.2	none
1.8	463	178	464	178	1.803	0.003	8.2	none
1.9	498	178	499	178	1.902	0.002	8.2	none
2	450	150	453	150	2.01	0.01	8.2	none
2.1	480	150	475	150	2.083	-0.017	8.2	none
2.2	422	124	422	124	2.202	0.002	8.2	none
2.3	446	124	442	124	2.282	-0.018	8.2	none
2.4	471	124	475	124	2.415	0.015	8.2	none
2.5	400	100	402	100	2.51	0.01	8.2	none
2.6	420	100	422	100	2.61	0.01	8.2	none
2.7	440	100	442	100	2.71	0.01	8.2	33
2.8	460	100	464	100	2.82	0.02	8.2	33
2.9	480	100	475	100	2.875	-0.025	8.2	33
3	500	100	499	100	2.995	-0.005	6.8	33
3.1	520	100	523	100	3.115	0.015	6.8	33
3.2	540	100	536	100	3.18	-0.02	6.8	33
3.3	560	100	562	100	3.31	0.01	6.8	33
3.4	580	100	576	100	3.38	-0.02	6.8	33
3.5	600	100	604	100	3.52	0.02	6.8	33

The Buck control loop will force the voltage on $\ensuremath{V_{FB}}$ to be 0.50V.

shows ideal resistor values to establish buck voltages from 0.8V to 3.5V along with common resistor values to establish these voltages. Common resistors do not always produce the target value, error is given in the delta column.

In addition to the resistor feedback, feedback capacitors are also required. (—C3/4/6/8) When choosing the output voltage for the two bucks, please take into account the fact that, the factory has optimized the accuracy of Buck1 at the top end of the $\rm V_{OUT}$ range and Buck2 for the bottom end of the $\rm V_{OUT}$ range.




FIGURE 4. Typical Variation in Capacitance vs. DC Bias

As shown in , increasing the DC Bias condition can result in a capacitance value that falls below the minimum value given in the recommended capacitor specifications table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions, as some capacitor sizes (e.g. 0402) may not be suitable in the actual application.

The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of -55°C to $+125^{\circ}\text{C}$, will only vary the capacitance to within $\pm15\%$. The capacitor type X5R has a similar tolerance over a reduced temperature range of -55°C to $+85^{\circ}\text{C}$. Many large value ceramic capacitors, larger than 1 μF are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from 25°C to 85°C. Therefore X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47 μF to 44 μF range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C , so some guard band must be allowed.

OUTPUT INDUCTORS & CAPACITORS FOR SW1 AND SW2

There are several design considerations related to the selection of output inductors and capacitors:

- · Load transient response;
- Stability;
- Efficiency;
- Output ripple voltage; and
- Over-current ruggedness.

The LM26484 has been optimized for use with nominal values 0.5 μ H and 22 μ F. If other values are needed for the design, please contact National Semiconductor sales with any concerns

INDUCTOR SELECTION FOR SW1 AND SW2

A nominal inductor value of 0.5 μ H is recommended. It is important to guarantee the inductor core does not saturate during any foreseeable operational situation.

Care should be taken when reviewing the different saturation current ratings that are specified by different manufacturers. Saturation current ratings are typically specified at 25°C, so ratings at maximum ambient temperature of the application should be requested from the manufacturer.

There are two methods to choose the inductor saturation current rating:

Recommended method:

The best way to guarantee the inductor does not saturate is to choose an inductor that has saturation current rating greater than the maximum LM26484 current limit of 3.0A. In this case the device will prevent inductor saturation.

Alternate method:

If the recommended approach cannot be used, care must be taken to guarantee that the saturation current is greater than the peak inductor current:

$$\begin{split} I_{SAT} &> IL_{PEAK} \\ IL_{PEAK} &= I_{OUTMAX} + \frac{I_{RIPPLE}}{2} \\ I_{RIPPLE} &= \frac{D \times (V_{IN} - V_{OUT})}{L \times F} \\ D &= \frac{V_{OUT}}{V_{IN} \times EFF} \end{split}$$

30066106

I_{SAT}: Inductor saturation current at operating tempera-

ture

I_{LPEAK}: Peak inductor current during worst case conditions

I_{OUTMAX}: Maximum average inductor current **I_{RIPPLF}:** Peak-to-Peak inductor current

V_{OUT}: Output voltageV_{IN}: Input voltage

L: Inductor value in Henries at I_{OUTMAX}

F: Switching frequency, Hertz
D: Estimated duty factor

EFF: Estimated power supply efficiency

 $\rm I_{SAT}$ may not be exceeded during any operation, including transients, startup, high temperature, worst case conditions, etc.

Inductor	Value	Unit	Description	Notes
L1 and L2	0.5	μH	SW1 and SW2 inductor	D.C.R. 50 m Ω

SUGGESTED INDUCTORS AND THEIR SUPPLIERS

Model	Vendor	Dimensions (mm)	DCR (max)
LPS4414-501ML	Coilcraft	4.3 x 4.3 x 1.4	50~mΩ

OUTPUT CAPACITOR SELECTION FOR SW1 AND SW2

A ceramic output capacitor of 10 $\mu F,\,6.3V$ is recommended with an ESR of about 2 m Ω or less.

Output ripple can be estimated from the vector sum of the reactive (Capacitor) voltage component and the real (ESR) voltage component of the output capacitor.

$$V_{COUT} = \frac{I_{RIPPLE}}{8 \text{ x F x C}_{OUT}}$$

$$V_{ROUT} = I_{RIPPLE} \text{ x ESR}_{COUT}$$

$$V_{PPOUT} = \sqrt{V_{COUT}^2 + V_{ROUT}^2}$$

V_{COUT}: Estimated reactive output rippleV_{ROUT}: Estimated real output ripple

V_{PPOUT}: Estimated peak-to-peak output ripple

The output capacitor needs to be mounted as close as possible to the output pin of the device.

The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor (ESR $_{\rm COUT}$). ESR $_{\rm COUT}$ is frequency dependent as well as temperature dependent. The R $_{\rm ESR}$ should be calculated with the applicable switching frequency and ambient temperature.

INPUT CAPACITOR SELECTION FOR SW1 AND SW2

It is required to use a ceramic input capacitor of at least 10 μF and 6.3V with an ESR of under 10 $m\Omega.$

The input power source supplies average current continuously. During the PFET switch on-time, however, the demanded di/dt is higher than can be typically supplied by the input power source. This delta is supplied by the input capacitor.

A simplified "worst case" assumption is that all of the PFET current is supplied by the input capacitor. This will result in conservative estimates of input ripple voltage and capacitor RMS current. Input ripple voltage is estimated as follows:

$$V_{PPIN} = \frac{I_{OUT} \times D}{C_{IN} \times F} + I_{OUT} \times ESR_{CIN}$$

 $\mathbf{V}_{\mathbf{PPIN}}$: Estimated peak-to-peak input ripple voltage

I_{OUT}: Output current, Amps

C_{IN:} Input capacitor value, FaradsESR_{IN:} Input capacitor ESR, Ohms

This capacitor is exposed to significant RMS current, so it is important to select a capacitor with an adequate RMS current rating. Capacitor RMS current estimated as follows:

$$I_{RMSCIN} = \sqrt{D \times \left(I_{OUT}^2 + \frac{I_{RIPPLE}}{12}\right)^2}$$


 $\mathbf{I}_{\mathrm{RSCIN}}$ Estimated input capacitor RMS current

Model	Туре	Vendor	Voltage Rating	Case Size Inch (mm)		
10 μF for CIN or COUT; C9, C2, C1, C5, C7, C10						
GRM21BR60J106K	Ceramic, X7R	Murata	6.3V	0805, (2012)		
JMK212BJ106K	Ceramic, X5R	Taiyo-Yuden	6.3V	0805, (2012)		
LMK212C106KG-T	Ceramic, X7R	Taiyo-Yuden	10V	0805, (2012)		
C1608X5R0J106K	Ceramic, X5R	TDK	6.3V	0603, (1608)		

Model	Туре	Vendor	Voltage Rating	Case Size Inch (mm)
22 μF for COUT; C10, C2, C7				
GRM31CR70J226KE23L	Ceramic, X7R	Murata	6.3V	1206, (3216)
JMK316B7226ML-T	Ceramic, X7R	Taiyo-Yuden	6.3V	1206, (3216)

Capacitor	Min Value	Unit	Description	Recommended Type
C10,	10.0	μF	LDO1 output capacitor	Ceramic, 6.3V, X5R
C2,	10.0	μF	SW1 output capacitor	Ceramic, 6.3V, X5R
C7,	10.0	μF	SW2 output capacitor	Ceramic, 6.3V, X5R

Physical Dimensions inches (millimeters) unless otherwise noted



5 X 4 X 0.8 mm 24-Pin LLP Package Order Number LM26484SQA NS Package SQA24B

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

	•	_	•	
Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	Solar Magic®	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com