BATTERY PROTECTION IC FOR 3-SERIAL- OR 4-SERIAL-CELL PACK

S-8254A Series

The S-8254A series is a protection IC for 3-serial- or 4-serial-cell lithium-ion / lithium polymer rechargeable batteries and includes a high-accuracy voltage detector and delay circuit.

The S-8254A series protects both 3-serial or 4-serial cells using the SEL pin for switching.

■ Features

(1) High-accuracy voltage detection for each cell

• Overcharge detection voltage n (n = 1 to 4) 3.9 to 4.4 V (50 mV steps) Accuracy \pm 25 mV • Overcharge release voltage n (n = 1 to 4) 3.8 to 4.4 V $^{\star 1}$ Accuracy \pm 50 mV • Overdischarge detection voltage n (n = 1 to 4) 2.0 to 3.0 V (100 mV steps) Accuracy \pm 80 mV • Overdischarge release voltage n (n = 1 to 4) 2.0 to 3.4 V $^{\star 2}$ Accuracy \pm 100 mV

(2) Three-level overcurrent protection

 $\begin{array}{lll} \bullet & \text{Overcurrent detection voltage 1} & 0.05 \text{ to } 0.30 \text{ V (50 mV steps)} & \text{Accuracy} \pm 25 \text{ mV} \\ \bullet & \text{Overcurrent detection voltage 2} & 0.5 \text{ V} & \text{Accuracy} \pm 100 \text{ mV} \\ \bullet & \text{Overcurrent detection voltage 3} & \text{V}_{\text{VC1}} - 1.2 \text{ V} & \text{Accuracy} \pm 300 \text{ mV} \\ \end{array}$

- (3) Delay times for overcharge detection, overdischarge detection and overcurrent detection 1 can be set by external capacitors (delay times for overcurrent detection 2 and 3 are fixed internally).
- (4) Switchable between a 3-serial cell and 4-serial cell using the SEL pin
- (5) Charge/discharge operation can be controlled via the control pins.
- (6) High-withstand voltage device Absolute maximum rating : 26 V
- (7) Wide operating voltage range 2 to 24 V
- (8) Wide operating temperature range $-40 \text{ to} + 85^{\circ}\text{C}$
- (9) Low current consumption
 - Operation mode 30 μA max. (+ 25°C)
 - Power-down mode 0.1 μA max. (+ 25°C)
- (10) Lead-free products
- *1. Overcharge hysteresis voltage n (n = 1 to 4) can be selected as 0 V or from a range of 0.1 to 0.4 V in 50 mV steps.
 - (Overcharge hysteresis voltage = Overcharge detection voltage Overcharge release voltage)
- *2. Overdischarge hysteresis voltage n (n = 1 to 4) can be selected as 0 V or from a range of 0.2 to 0.7 V in 100 mV steps.
 - (Overdischarge hysteresis voltage = Overdischarge release voltage Overdischarge detection voltage)


Applications

- · Lithium-ion rechargeable battery packs
- · Lithium polymer rechargeable battery packs

■ Package

Package Name	Drawing Code				
Package Name	Package	l Tape	Reel		
16-Pin TSSOP	FT016-A	FT016-A	FT016-A		

■ Block Diagram




Remarks 1. Diodes in the figure are parasitic diodes.

2. Numerical values are typical values.

Figure 1

■ Product Name Structure

1. Product Name



- ***1.** Refer to the tape specifications at the end of this book.
- *2. Refer to "2. Product Name List".

2. Product Name List

Table 1

Product name / Item	Overcharge detection voltage [V _{CU}]	Overcharge release voltage [V _{CL}]	Overdischarge detection voltage [V _{DL}]	Overdischarge release voltage [V _{DU}]	Overcurrent detection voltage 1 [V _{IOV1}]	0 V battery charge function
S-8254AAAFT-TB-G	$4.350 \pm 0.025 \text{ V}$	4.150 ± 0.050 V	2.00 ± 0.080 V	2.70 ± 0.100 V	$0.30 \pm 0.025 \text{ V}$	Available
S-8254AABFT-TB-G	4.250 ± 0.025 V	4.250 ± 0.025 V	2.00 ± 0.080 V	2.70 ± 0.100 V	0.30 ± 0.025 V	Available
S-8254AAEFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.00 ± 0.080 V	2.70 ± 0.100 V	0.20 ± 0.025 V	Available
S-8254AAFFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.40 ± 0.080 V	3.00 ± 0.100 V	0.20 ± 0.025 V	Available
S-8254AAGFT-TB-G	4.275 ± 0.025 V	4.075 ± 0.050 V	2.30 ± 0.080 V	2.70 ± 0.100 V	0.13 ± 0.025 V	Available
S-8254AAHFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.40 ± 0.080 V	2.70 ± 0.100 V	0.10 ± 0.025 V	Available
S-8254AAIFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.40 ± 0.080 V	3.00 ± 0.100 V	0.30 ± 0.025 V	Available
S-8254AAJFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.40 ± 0.080 V	3.00 ± 0.100 V	0.15 ± 0.025 V	Available
S-8254AAKFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.70 ± 0.080 V	3.00 ± 0.100 V	0.20 ± 0.025 V	Available
S-8254AALFT-TB-G	4.300 ± 0.025 V	4.150 ± 0.050 V	2.40 ± 0.080 V	3.00 ± 0.100 V	0.20 ± 0.025 V	Available
S-8254AAMFT-TB-G	4.200 ± 0.025 V	4.100 ± 0.050 V	2.50 ± 0.080 V	2.70 ± 0.100 V	0.30 ± 0.025 V	Available
S-8254AANFT-TB-G	4.250 ± 0.025 V	4.150 ± 0.050 V	2.50 ± 0.080 V	3.00 ± 0.100 V	0.10 ± 0.025 V	Available
S-8254AAOFT-TB-G	4.300 ± 0.025 V	4.080 ± 0.050 V	2.50 ± 0.080 V	3.00 ± 0.100 V	0.10 ± 0.025 V	Available
S-8254AAPFT-TB-G	4.280 ± 0.025 V	4.130 ± 0.050 V	3.00 ± 0.080 V	3.00 ± 0.080 V	0.15 ± 0.025 V	Available
S-8254AAQFT-TB-G	3.900 ± 0.025 V	3.800 ± 0.050 V	2.30 ± 0.080 V	2.70 ± 0.100 V	0.30 ± 0.025 V	Available
S-8254AARFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.80 ± 0.080 V	3.00 ± 0.100 V	0.20 ± 0.025 V	Available
S-8254AASFT-TB-G	4.290 ± 0.025 V	4.090 ± 0.050 V	2.30 ± 0.080 V	3.00 ± 0.100 V	0.075 ± 0.025 V	Available
S-8254AATFT-TB-G	4.200 ± 0.025 V	4.200 ± 0.025 V	2.00 ± 0.080 V	2.70 ± 0.100 V	0.30 ± 0.025 V	Available
S-8254AAUFT-TB-G	4.350 ± 0.025 V	4.150 ± 0.050 V	2.40 ± 0.080 V	3.00 ± 0.100 V	0.20 ± 0.025 V	Unavailable
S-8254AAVFT-TB-G	4.250 ± 0.025 V	4.150 ± 0.050 V	2.70 ± 0.080 V	3.00 ± 0.100 V	0.20 ± 0.025 V	Available
S-8254AAWFT-TB-G	4.250 ± 0.025 V	4.100 ± 0.050 V	3.00 ± 0.080 V	3.20 ± 0.100 V	0.10 ± 0.025 V	Unavailable
S-8254AAXFT-TB-G	4.250 ± 0.025 V	4.100 ± 0.050 V	2.00 ± 0.080 V	2.70 ± 0.100 V	0.15 ± 0.025 V	Available
S-8254AAYFT-TB-G	4.275 ± 0.025 V	4.125 ± 0.050 V	2.40 ± 0.080 V	2.70 ± 0.100 V	0.10 ± 0.025 V	Available
S-8254AAZFT-TB-G	4.250 ± 0.025 V	4.150 ± 0.050 V	2.00 ± 0.080 V	2.70 ± 0.100 V	0.13 ± 0.025 V	Available
S-8254ABAFT-TB-G	3.900 ± 0.025 V	$3.800 \pm 0.050 \text{ V}$	2.00 ± 0.080 V	2.50 ± 0.100 V	0.15 ± 0.025 V	Available
S-8254ABBFT-TB-G	4.200 ± 0.025 V	4.200 ± 0.050 V	2.50 ± 0.080 V	3.20 ± 0.100 V	0.30 ± 0.025 V	Available

Remark Please contact our sales office for the products with the detection voltage value other than those specified above.

■ Pin Configuration




Figure 2

Table 2

Symbol	Description
COP	FET gate connection pin for charge control (Nch open drain output)
VMP	Pin for voltage detection between VC1 and VMP (Pin for overcurrent 3
	detection)
DOP	FET gate connection pin for discharge control FET (CMOS output)
VINI	Pin for voltage detection between VSS and VINI (Pin for overcurrent detection
	1,2)
CDT	Capacitor connection pin for delay for overdischarge detection, delay for
	overcurrent detection 1
CCT	Capacitor connection pin for delay for overcharge current
VSS	Input pin for negative power supply,
	Connection pin for battery 4's negative voltage
NC *1	No connection
NC *1	No connection
	Pin for switching 3-series or 4-series cell
SLL	V _{SS} level: 3-series cell, V _{DD} level : 4-series cell
CTL	Control of charge FET and discharge FET
VC4	Connection pin for battery 3's negative voltage,
	Connection pin for battery 4's positive voltage
VC3	Connection pin for battery 2's negative voltage,
	Connection pin for battery 3's positive voltage
VC2	Connection pin for battery 1's negative voltage,
	Connection pin for battery 2's positive voltage
VC1	Connection pin for battery 1's positive voltage
VDD	Input pin for positive power supply,
	Connection pin for battery 1's positive voltage
	COP VMP DOP VINI CDT CCT VSS NC *1 NC *1 SEL CTL VC4 VC3 VC2 VC1

^{*1.} The NC pin is electrically open. The NC pin can be connected to VDD or VSS.

■ Absolute Maximum Ratings

Table 3

 $(Ta = 25^{\circ}C \text{ unless otherwise specified})$

Item	Symbol	Applied pin	Absolute Maximum Ratings	Unit
Input voltage between VDD and VSS	V_{DS}	_	$V_{SS} - 0.3$ to $V_{SS} + 26$	V
Input pin voltage	V _{IN}	VC1, VC2, VC3, VC4, CTL, SEL, CCT, CDT, VINI	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
VMP pin input voltage	V_{VMP}	VMP	$V_{SS} - 0.3 \text{ to } V_{SS} + 26$	V
DOP pin output voltage	V_{DOP}	DOP	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
COP pin output voltage	V_{COP}	COP	$V_{SS} - 0.3$ to $V_{SS} + 26$	V
Power discipation	P_{D}	_	400 (When not mounted on board)	mW
Power dissipation	FD	_	1100 ^{*1}	mW
Operating ambient temperature	T _{opr}	_	- 40 to + 85	°C
Storage temperature	T _{stg}	_	- 40 to + 125	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size : $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$

(2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 3 Power Dissipation of Package (When Mounted on Board)

■ Electrical Characteristics

Table 4 (1 / 2)

	$(Ta = 25^{\circ}C \text{ unless otherwise specified})$						pecified)	
Item	Symbol	Conditions		Min.	Тур.	Max.	Unit	Test circuit
[DETECTION VOLTAGE]								
Overcharge detection voltage n (n = 1, 2, 3, 4)	V _{CUn}	3.9 to 4.4 V, Adjusta	able	V _{CUn} - 0.025	V_{CUn}	V _{CUn} + 0.025	V	2
Overcharge release voltage n (n = 1, 2, 3, 4)	V_{CLn}	3.8 to 4.4 V,	$V_{CL} \neq V_{CU}$	V _{CLn} - 0.05	V_{CLn}	V _{CLn} + 0.05	V	2
		Adjustable	$V_{CL} = V_{CU}$	V _{CLn} - 0.025	V_{CLn}	V _{CLn} + 0.025	V	2
Overdischarge detection voltage n (n = 1, 2, 3, 4)	V_{DLn}	2.0 to 3.0 V, Adjusta	able	V _{DLn} - 0.08	V_{DLn}	V _{DLn} + 0.08	V	2
Overdischarge release voltage n (n = 1, 2, 3, 4)	V_{DUn}	2.0 to 3.4 V,	$V_{DL} \neq V_{DU}$	V _{DUn} - 0.10	V_{DUn}	V _{DUn} + 0.10	V	2
		Adjustable	$V_{DL} = V_{DU}$	V _{DUn} - 0.08	V_{DUn}	V _{DUn} + 0.08	V	2
Overcurrent detection voltage 1	V _{IOV1}	0.05 to 0.3 V, Adjus	table	V _{IOV1} - 0.025	V _{IOV1}	V _{IOV1} + 0.025	V	2
Overcurrent detection voltage 2	V_{IOV2}			0.4	0.5	0.6	V	2
Overcurrent detection voltage 3	V _{IOV3}	_		V _{VC1} - 1.5	V _{VC1} - 1.2	V _{VC1} - 0.9	V	2
Temperature coefficient 1 *1	T _{COE1}	Ta = 0 to 50°C *3		- 1.0	0	1.0	mV / °C	2
Temperature coefficient 2 *2	T _{COE2}	Ta = 0 to 50°C *3		- 0.5	0	0.5	mV / °C	2
[DELAY TIME]	•						•	
Overcharge detection delay time	t _{CU}	CCT pin capacitano	e = 0.1 μF	0.5	1.0	1.5	S	3
Overdischarge detection delay time	t _{DL}	CDT pin capacitano	•	50	100	150	ms	3
Overcurrent detection delay time 1	t _{IOV1}	CDT pin capacitano	e = 0.1 μF	5	10	15	ms	3
Overcurrent detection delay time 2	t _{IOV2}	_		0.4	1	1.6	ms	3
Overcurrent detection delay time 3	t _{IOV3}	FET gate capacitan	ce = 2000 pF	100	300	600	μs	3
[0 V BATTERY CHARGE FUNCTION]								
0 V battery charge starting charger voltage	V _{0CHA}	0 V battery charging available		_	0.8	1.5	V	4
0 V battery charge inhibition battery voltage	V _{OINH}	0 V battery charging	0.4	0.7	1.1	V	4	
[INTERNAL RÉSISTANCE]								
Resistance between VMP and VDD	R _{VMD}	_		0.5	1	1.5	MΩ	5
Resistance between VMP and VSS	R _{VMS}	_		450	900	1800	kΩ	5

Table 4 (2 / 2)

 $(Ta = 25^{\circ}C \text{ unless otherwise specified})$

Item Symbol	Conditions	Min.	Тур.	Max.	Unit	Test	
LINDLIT VOLTAGE 1						circuit	
[INPUT VOLTAGE]							
Operating voltage between VDD and VSS V _{DSOP}	Output voltage of DOP and COP fixed	2	_	24	V	2	
CTLn input voltage "H" V _{CTLH}	_	$V_{DD} \times 0.8$		_	V	2	
CTLn input voltage "L" V _{CTLL}	_	_		$V_{DD} \times 0.2$	V	2	
SEL input voltage "H" V _{SELH}	_	$V_{DD} \times 0.8$		_	V	2	
SEL input voltage "L" V _{SELL}	_	_		$V_{DD} \times 0.2$	V	2	
[INPUT CURRENT]							
Current consumption on operation	V1 = V2= V3 = V4 = 3.5 V	_	12	30	μΑ	1	
Current consumption at power down	V1 = V2 = V3 = V4 = 1.5 V	_		0.1	μΑ	1	
VC1 pin current I _{VC1}	V1 = V2 = V3 = V4 = 3.5 V	_	1.5	3	μΑ	5	
VC2 pin current I _{VC2}	V1 = V2 = V3 = V4 = 3.5 V	- 0.3	0	0.3	μΑ	5	
VC3 pin current I _{VC3}	V1 = V2 = V3 = V4 = 3.5 V	- 0.3	0	0.3	μΑ	5	
VC4 pin current I _{VC4}	V1 = V2 = V3 = V4 = 3.5 V	- 0.3	0	0.3	μΑ	5	
CTL pin current "H" I _{CTLH}	V1 = V2 = V3 = V4 = 3.5 V, $V_{CTL} = V_{DD}$	_		0.1	μΑ	5	
CTL pin current "L"	V1 = V2 = V3 = V4 = 3.5 V, $V_{CTL} = V_{SS}$	- 0.4	- 0.2	_	μΑ	5	
SEL pin current "H" I _{SELH}	V1 = V2 = V3 = V4 = 3.5 V, $V_{SEL} = V_{DD}$	_	_	0.1	μΑ	5	
SEL pin current "L" I _{SELL}	V1 = V2 = V3 = V4 = 3.5 V, $V_{SEL} = V_{SS}$	- 0.1	_	_	μΑ	5	
[OUTPUT CURRENT]							
COP pin leakage current I _{COH}	V _{COP} = 24 V	_	_	0.1	μΑ	5	
COP pin sink current I _{COL}	$V_{COP} = V_{SS} + 0.5 \text{ V}$	10		_	μΑ	5	
DOP pin source current I _{DOH}	$V_{DOP} = V_{DD} - 0.5 \text{ V}$	10			μΑ	5	
DOP pin sink current I _{DOL}	$V_{DOP} = V_{SS} + 0.5 V$	10	_	_	μΑ	5	

^{*1.} Voltage temperature coefficient 1 : Overcharge detection voltage

^{*2.} Voltage temperature coefficient 2 : Overcurrent detection voltage 1

^{*3.} Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

■ Test Circuits

This chapter describes how to test the S-8254A Series when a 4-serial cell is selected by setting the SEL pin to the VDD level. When a 3-serial cell is selected by setting the SEL pin to the VSS level, short the power supply V4.

1. Current Consumption on Operation, Current Consumption at Power-down (Test circuit 1)

1.1 Current Consumption on Operation (I_{OPE})

The current at the VSS pin when V1 = V2 = V3 = V4 = 3.5 V and $V_{VMP} = V_{DD}$ is the current consumption (I_{OPE}) during operation.

1.2 Current Consumption at Power-down(I_{PDN})

The current at the VSS pin when V1 = V2 = V3 = V4 = 1.5 V and $V_{VMP} = V_{SS}$ is the current consumption (I_{PDN}) at power down.

 Overcharge Detection Voltage, Overcharge Release Voltage, Overdischarge Detection Voltage, Overdischarge Release Voltage, Overcurrent Detection Voltage 1, Overcurrent Detection Voltage 2, Overcurrent Detection Voltage 3, CTL Input Voltage "H", CTL Input Voltage "L", SEL Input Voltage "H", SEL Input Voltage "L" (Test circuit 2)

Confirm that the COP pin and DOP pin are low ($V_{DD} \times 0.1 \text{ V}$ or lower) when $V_{VMP} = V_{SEL} = V_{DD}$, $V_{INI} = V_{CTL} = V_{SS}$, the CDT pin is open, and V1 = V2 = V3 = V4 = 3.5 V (this status is referred to as the initial status).

2.1 Overcharge Detection Voltage (V_{CU1}), Overcharge Release Voltage (V_{CL1})

The overcharge detection voltage (V_{CU1}) is the voltage of V1 when the voltage of the COP pin is "H" ($V_{DD} \times 0.9 \text{ V}$ or more) after the V1 voltage has been gradually increased starting at the initial status. The overcharge release voltage (V_{CL1}) is the voltage of V1 when the voltage at the COP pin is "L" after the V1 voltage has been gradually decreased.

2.2 Overdischarge Detection Voltage (V_{DL1}), Overdischarge Release Voltage (V_{DU1})

The overdischarge detection voltage (V_{DL1}) is the voltage of V1 when the voltage of the DOP pin is "H" after the V1 voltage has been gradually decreased starting at the initial status. The overdischarge release voltage (V_{DU1}) is the voltage of V1 when the voltage at the DOP pin is "L" after the V1 voltage has been gradually increased.

When the voltage of Vn (n = 2 to 4) is changed, the overcharge detection voltage (V_{CLn}), overcharge release voltage (V_{DLn}), and overdischarge release voltage (V_{DLn}), can be determined in the same way as when n = 1.

2.3 Overcurrent Detection Voltage 1 (V_{IOV1})

Overcurrent detection voltage 1 (V_{IOV1}) is the voltage of the VINI pin when the voltage of the DOP pin is "H" after the VINI pin voltage has been gradually increased starting at the initial status.

2.4 Overcurrent Detection Voltage 2 (V_{IOV2})

Overcurrent detection voltage 2 (V_{IOV2}) is the voltage of the VINI pin when the voltage of the DOP pin is "H" after the voltage of the CDT pin was set to V_{SS} following the initial status and the voltage of the VINI pin has been gradually decreased.

2.5 Overcurrent Detection Voltage 3 (V_{IOV3})

Overcurrent detection voltage 3 (V_{IOV3}) is the voltage difference between V_{DD} and V_{VMP} ($V_{DD} - V_{VMP}$) when the voltage of the DOP pin is "H" after the VMP voltage has been gradually decreased starting at the initial status.

2.6 CTL Input Voltage "H" (V_{CTLH}), CTL Input Voltage "L" (V_{CTLL})

The CTL input voltage "H" (V_{CTLH}) is the voltage of CTL when the voltages at the COP and DOP pins are "H" after the CTL voltage has been gradually increased starting at the initial status. The CTL input voltage "L" (V_{CTLL}) is the voltage of CTL when the voltages at the COP and DOP pins are "L" after the CTL voltage has been gradually decreased.

2.7 SEL Input Voltage "H" (V_{SELH}), SEL Input Voltage "L" (V_{SELL})

Apply 0 V to V4 in the initial status and confirm that the DOP pin is "H". The SEL input voltage "L" (V_{SELL}) is the voltage of the SEL pin when the voltage at the DOP pin is "L" after the SEL voltage has been gradually decreased. The SEL input voltage "H" (V_{SELH}) is the voltage of the SEL pin when the voltage of the DOP pin is "H" after the SEL voltage has been gradually increased.

3. Overcharge Detection Delay Time, Overdischarge Detection Delay Time, Overcurrent Detection Delay Time 1, Overcurrent Detection Delay Time 2, Overcurrent Detection Delay Time 3 (Test circuit 3)

Confirm that the COP pin and DOP pin are "L" when $V_{VMP} = V_{DD}$, $V_{INI} = V_{SS}$, and V1 = V2 = V3 = V4 = 3.5 V (this status is referred to as the initial status).

3.1 Overcharge Detection Delay Time (tcu)

The overcharge detection delay time (t_{CU}) is the time it takes for the voltage of the COP pin to change from "L" to "H" after the voltage of V1 is instantaneously changed to 4.5 V from the initial status.

3.2 Overdischarge Detection Delay Time (t_{DL})

The overdischarge detection delay time (t_{DL}) is the time it takes for the voltage of the DOP pin to change from "L" to "H" after the voltage of V1 is instantaneously changed to 1.5 V from the initial status

3.3 Overcurrent Detection Delay Time 1 (t_{IOV1})

Overcurrent detection delay time 1 (t_{IOV1}) is the time it takes for the voltage of the DOP pin to change from "L" to "H" after the voltage of the VINI pin is instantaneously changed to 0.4 V from the initial status.

3.4 Overcurrent Detection Delay Time 2 (t_{IOV2})

Overcurrent detection delay time 2 (t_{IOV2}) is the time it takes for the voltage of the DOP pin to change from "L" to "H" after the voltage of the VINI pin is instantaneously changed to V_{IOV2} max. + 0.2 V from the initial status.

3.5 Overcurrent Detection Delay Time 3 (t_{IOV3})

Overcurrent detection delay time 3 (t_{IOV3}) is the time it takes for the voltage of the DOP pin to change from "L" to "H" after the voltage of the VMP pin is instantaneously changed to V_{IOV3} min. - 0.2 V from the initial status.

4. 0 V Battery Charge Starting Charger Voltage (Product with 0 V Battery Charge Function), 0 V Battery Charge Inhibition Battery Voltage (Product with 0 V Battery Charge Inhibition Function) (Test circuit 4)

Ether the 0 V battery charge starting charger voltage or the 0 V battery charge inhibition battery voltage is applied to each product according to the 0 V battery charging function.

4.1 0 V Battery Charge Starting Battery Charger Voltage (V_{0CHA}) (Product with 0 V Battery Charge Function)

The starting condition is V1 = V2 = V3 = V4 = 0 V for a product in which 0 V battery charging is available. The COP pin voltage should be lower than V_{0CHA} max. – 1 V when the VMP pin voltage $V_{VMP} = V_{0CHA}$ max.

4.2 0 V Battery Charge Inhibition Battery Voltage (V_{OINH}) (Product with 0 V Battery Charge Inhibition Function)

The starting condition is V1 = V2 = V3 = V4 = V_{0INH} for a product in which 0 V battery charging is inhibited. The COP pin voltage should be higher than V_{VMP} – 1 V when the VMP pin voltage V_{VMP} = 24 V.

 Resistance between VMP and VDD, Resistance between VMP and VSS, VC1 Pin Current, VC2 Pin Current, VC3 Pin Current, VC4 Pin Current, CTL pin Current "H", CTL Pin Current "L", SEL Pin Current "H", SEL Pin Current "L", COP Pin Leakage Current, COP Pin Sink Current, DOP Pin Source Current, DOP Pin Sink Current (Test circuit 5)

 $V_{VMP} = V_{SEL} = V_{DD}$, $V_{INI} = V_{CTL} = V_{SS}$, V1 = V2 = V3 = V4 = 3.5 V, and other pins left "open" (this status is referred to as the initial status).

5.1 Resistance between VMP and VDD (R_{VMD})

The resistance between VMP and VDD (R_{VMD}) is obtained from $R_{VMD} = V_{DD} / I_{VMD}$ using the current value of the VMP pin (I_{VMD}) when V_{VMP} is V_{SS} after the initial status.

5.2 VMP Resistance between VMP and VSS (R_{VMS})

The resistance between VMP and VSS (R_{VMS}) is obtained from $R_{VMS} = V_{DD}$ / I_{VMS} using the current value of the VMP pin (I_{VMS}) when V1 = V2 = V3 = V4 = 1.8 V after the initial status.

5.3 VC1 Pin Current (I_{VC1}), VC2 Pin Current (I_{VC2}), VC3 Pin Current (I_{VC3}), VC4 Pin Current(I_{VC4})

At the initial status, the current that flows through the VC1 pin is the VC1 pin current (I_{VC1}), the current that flows through the VC2 pin is the VC2 pin current (I_{VC2}), the current that flows through the VC3 pin is the VC3 pin current (I_{VC3}), and the current that flows through the VC4 pin is the VC4 pin current (I_{VC4}).

5.4 CTL pin Current "H" (I_{CTLH}), CTL CTL Pin Current "L" (I_{CTLL})

In the initial status, the current that flows through the CTL pin is the CTL pin current "L" (I_{CTLL}), after that, when $V_{CTL} = V_{DD}$, the current that flows through the CTL pin is the CTL pin current "H" (I_{CTLH}).

5.5 SEL Pin Current "H" (I_{SELH}), SEL Pin Current "L" (I_{SELL})

In the initial status, the current that flows through the SEL pin is the SEL pin current "H" (I_{SELH}), after that, when $V_{SEL} = V_{SS}$, the current that flows through the SEL pin is the SEL pin current "L" (I_{SELL}).

5.6 COP Pin Leakage Current (I_{COH}), COP Pin Sink Current (I_{COL})

The COP pin sink current (I_{COL}) is the current that flows through the COP pin when $V_{COP} = V_{SS} + 0.5 \text{ V}$ after the initial status. After that, the current that flows through the COP pin when V1 = V2 = V3 = V4 = 6 V and $V_{COP} = V_{DD}$ is the COP pin leakage current (I_{COH}).

5.7 DOP Pin Source Current (I_{DOH}), DOP Pin Sink Current (I_{DOL})

The DOP pin sink current (I_{DOL}) is the current that flows through the DOP pin when $V_{DOP} = V_{SS} + 0.5 \text{ V}$ after the initial status. After that, the current that flows through the DOP pin when $V_{VMP} = V_{DD} - 2 \text{ V}$ and $V_{DOP} = V_{DD} - 0.5 \text{ V}$ is the DOP pin source current (I_{DOH}).




Figure 4 Test Circuit 1




Figure 5 Test Circuit 2




Figure 6 Test Circuit 3




Figure 7 Test Circuit 4




Figure 8 Test Circuit 5

Operation

Remark Refer to " Battery Protection IC Connection Example".

1. Normal Status

When all of the battery voltages are in the range from V_{DLn} to V_{CUn} and the discharge current is lower than the specified value (the VINI pin voltage is lower than V_{IOV1} and V_{IOV2} , and the VMP pin voltage is higher than V_{IOV3}), the charging and discharging FETs are turned on.

2. Overcharge Status

When any one of the battery voltages becomes higher than V_{CUn} and the state continues for t_{CU} or longer, the COP pin becomes high impedance. The COP pin is pulled up to the EB+ pin voltage by an external resistor, and the charging FET is turned off to stop charging. This is called the overcharge status. The overcharge status is released when one of the following two conditions holds.

- (1) All battery voltages become V_{CLn} or lower.
- (2) All of the battery voltages are V_{CUn} or lower, and the VMP pin voltage is 39 / 40 \times V_{DD} or lower (a load is connected and discharging is started via the body diode of the charging FET).

3. Overdischarge Status

When any one of the battery voltages becomes lower than V_{DLn} and the state continues for t_{DL} or longer, the DOP pin voltage becomes V_{DD} level, and the discharging FET is turned off to stop discharging. This is called the overdischarging status. After discharging is stopped due to the overdischarge status, the S-8254A Series enters the power-down status.

4. Power-down Status

When discharging has stopped due to the overdischarge status, the VMP pin is pulled down to the V_{SS} level by the R_{VMS} resistor. When the VMP pin voltage is lower than V_{DD} / 2, the S-8254A Series enters the power-down status. In the power-down status, almost all the circuits of the S-8254A Series stop and the current consumption is I_{PDN} or lower. The conditions of each output pin are as follows.

- (1) COP pin: High-Z
- (2) DOP pin : V_{DD}

The power-down status is released when the following condition holds.

(1) The VMP pin voltage is V_{DD} / 2 or higher.

The following two conditions release the overdischarging status.

- (1) In case the VMP pin voltage is V_{DD} / 2 or higher and the VMP pin voltage is lower than V_{DD} , the overdischarging status is released when all battery voltages are V_{DUn} or higher.
- (2) In case a charger is connected, the overdischarge hysteresis is released. And the overdischarging status is released when all battery voltages are V_{DLn} or higher.

5. Overcurrent Status

The S-8254A Series has three overcurrent detection levels (V_{IOV1} , V_{IOV2} , and V_{IOV3}) and three overcurrent detection delay times (t_{IOV1} , t_{IOV2} , and t_{IOV3}) corresponding to each overcurrent detection level. When the discharging current becomes higher than the specified value (the voltage between V_{SS} and V_{INI} is greater than V_{IOV1}) and the state continues for t_{IOV1} or longer, the S-8254A Series enters the overcurrent status, in which the DOP pin voltage becomes V_{DD} level to turn off the discharging FET to stop discharging, the COP pin becomes high impedance and is pulled up to the EB+ pin voltage to turn off the charging FET to stop charging, and the VMP pin is pulled up to the V_{DD} voltage by the internal resistor (V_{IOV2}). Operation of overcurrent detection level 2 (V_{IOV2}) and overcurrent detection delay time 2 (V_{IOV2}) is the same as for V_{IOV1} and V_{IOV1} and V_{IOV2} and V_{IOV2} and V_{IOV2} and V_{IOV2} and V_{IOV2} and V_{IOV2} and V_{IOV3} and V_{IOV3} and V_{IOV4} and V_{IOV4}

In the overcurrent status, the VMP pin is pulled up to the V_{DD} level by the internal resistor in the IC (R_{VMD} resistor). The overcurrent status is released when the following condition holds.

(1) The VMP pin voltage is V_{IOV3} or higher because a charger is connected or the load (30 M Ω or more) is released.

6. 0 V Battery Charge Function

Regarding the charging of a self-discharged battery (0 V battery), the S-8254A Series has two functions from which one should be selected.

- (1) 0 V battery charging is allowed (0 V battery charging is available.)
 When the charger voltage is higher than V_{0CHA}, the 0 V battery can be charged.
- (2) 0 V battery charging is prohibited (0 V battery charging is unavailable.) When one of the battery voltages is lower than V_{DINH}, the 0 V battery cannot be charged.

Caution When the VDD pin voltage is lower than the minimum value of V_{DSOP} , the operation of the S-8254A Series is not guaranteed.

7. Delay Time Setting

The overcharge detection delay time (t_{CU}) is determined by the external capacitor connected to the CCT pin. The overdischarge detection delay time (t_{DL}) and overcurrent detection delay time 1 (t_{IOV1}) are determined by the external capacitor connected to the CDT pin. Overcurrent detection delay times 2 and 3 (t_{IOV2} , t_{IOV3}) are fixed internally.

```
\begin{array}{cccc} & \text{min. typ.} & \text{max.} \\ t_{\text{CU}}\left[s\right] = & (5.00, & 10.0, & 15.0) \times C_{\text{CCT}}\left[\mu F\right] \\ t_{\text{DL}}\left[s\right] = & (0.50, & 1.00, & 1.50) \times C_{\text{CDT}}\left[\mu F\right] \\ t_{\text{IOV1}}\left[s\right] = & (0.05, & 0.10, & 0.15) \times C_{\text{CDT}}\left[\mu F\right] \end{array}
```

8. CTL Pin

The S-8254A Series has control pins. The CTL pin is used to control the COP and DOP pin output voltages. CTL pin takes precedence over the battery protection circuit.

Table 5 Conditions Set by CTL Pin

CTL Pin	COP Pin	DOP Pin
High	High-Z	V_{DD}
Open	High-Z	V_{DD}
Low	Normal status *1	Normal status *1

^{*1.} The status is controlled by the voltage detector.

Caution Please note unexpected behavior might occur when electrical potential difference between the CTL pin ('L' level) and VSS is generated through the external filter (R_{VSS} and C_{VSS}) as a result of input voltage fluctuations.

9. SEL pin


The S-8254A Series has control pins. The SEL pin is used to switch between 3-cell and 4-cell protection. When the SEL pin is low, overdischarge detection of the V4 cell is prohibited and an overdischarge is not detected even if the V4 cell is shorted, therefore, the V4 cell can be used for 3-cell protection. The SEL pin takes precedence over the battery protection circuit. Use the SEL pin at high or low.

Table 6 Conditions Set by SEL Pin

SEL Pin	Condition
High	4-cell protection
Open	Undefined
Low	3-cell protection

■ Timing Chart

1. Overcharge Detection and Overdischarge Detection



*1. < 1 > : Normal mode


< 2 > : Overcharge mode

< 3 > : Overdischarge mode

Remark The charger is assumed to charge with a constant current. V_{EB+} indicates the open voltage of the charger.

Figure 9

2. Overcurrent detection



***1.** < 1 > : Normal mode

< 2 > : Overcurrent mode

Remark The charger is assumed to charge with a constant current. $V_{\text{EB+}}$ indicates the open voltage of the charger.

Figure 10

■ Battery Protection IC Connection Example

1. 3-serial Cell




Figure 11

2. 4-serial Cell




Figure 12

No.	Part	Typical	Range	Unit
1	R _{VC1}	1	0 to 1*1	kΩ
2	R _{VC2}	1	0 to 1*1	kΩ
3	R _{VC3}	1	0 to 1*1	$k\Omega$
4	R _{VC4}	1	0 to 1*1	kΩ
5	R _{DOP}	5.1	2 to 10	kΩ
6	R _{COP}	1	0.1 to 1	$M\Omega$
7	R_{VMP}	5.1	1 to 10	kΩ
8	R _{CTL}	1	1 to 100	kΩ
9	R _{VINI}	1	1 to 100	kΩ
10	R _{SEL}	1	1 to 100	kΩ
11	R _{SENSE}	_	0 or higher	$m\Omega$
12	R _{VSS}	51	10 to 51*1	Ω
13	C _{VC1}	0.1	0 to 0.33*1	μF
14	C _{VC2}	0.1	0 to 0.33*1	μF
15	C _{VC3}	0.1	0 to 0.33*1	μF
16	C _{VC4}	0.1	0 to 0.33*1	μF
17	C _{CCT}	0.1	0.01 or higher	μF
18	C _{CDT}	0.1	0.07 or higher	μF
19	C _{VSS}	2.2	2.2 to 10 ^{*1}	μF

Table 7 Constants for External Components

Cautions 1. The above constants may be changed without notice.

2. It is recommended that filter constants between VDD and VSS should be set approximately to 112 μ F \bullet Ω .

e.g.
$$C_{VSS} \times R_{VSS} = 2.2 \ \mu\text{F} \times 51 \ \Omega = 112 \ \mu\text{F} \bullet \Omega$$

Enough evaluation of transient power supply variation and overcurrent protection function in the actual application is needed to determine the proper constants. Contact our sales office in case the constants should be set to other than 112 μ F • Ω or so.

3. It has not been confirmed whether the operation is normal or not in circuits other than the above example of connection. In addition, the example of connection shown above and the constant do not guarantee proper operation. Perform through evaluation using the actual application to set the constant.

■ Precautions


- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Batteries can be connected in any order, however, there may be cases when discharging cannot be performed when a battery is connected. In this case, short the VMP pin and VDD pin or connect the battery charger to return to the normal mode.
- When an overcharged battery and an overdischarged battery intermix, the circuit is in both the overcharge and overdischarge statuses, so charging and discharging are not possible.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

^{*1.} Please set up a filter constant to be $R_{VSS} \times C_{VSS} \ge 51 \ \mu\text{F} \bullet \Omega$ and to be $R_{VC1} \times C_{VC1} = R_{VC2} \times C_{VC2} = R_{VC3} \times C_{VC3} = R_{VC4} \times C_{VC4} = R_{VSS} \times C_{VSS}$.


■ Characteristics (Typical Data)

1. Current Consumption


1.1 I_{OPE} vs. V_{DD}




1.2 I_{OPE} vs. Ta



1.3 I_{PDN} vs. V_{DD}




1.4 I_{PDN} vs. Ta




2. Overcharge Detection / Release Voltage, Overdischarge Detection / Release Voltage, Overcurrent Detection Voltage, and Delay Times


2.1 V_{CU} vs. Ta




2.2 V_{CL} vs. Ta




 $2.3~V_{DU}~vs.~Ta$




 $2.4~V_{DL}~vs.~Ta$







 $C_{CCT}[\mu F]$

Ta [°C]







2.14 t_{DL} vs. Ta




2.15 t_{IOV1} vs. C_{CDT}




2.16 t_{IOV1} vs. Ta



2.17 t_{IOV2} vs. Ta




 $2.18\ t_{IOV3}\ vs.\ Ta$




3. COP / DOP Pin


3.1 I_{COH} vs. V_{COP}




3.2 I_{COL} vs. V_{COP}





3.3 I_{DOH} vs. V_{DOP}



3.4 I_{DOL} vs. V_{DOP}










No. FT016-A-P-SD-1.1

TITLE	TSSOP16-A-PKG Dimensions			
No.	FT016-A-P-SD-1.1			
SCALE				
UNIT	mm			
Seiko Instruments Inc.				
Seiko ilistiuillellis Ilic.				





Enlarged drawing in the central part



No. FT016-A-R-SD-1.1

TITLE	TSSOP16-A- Reel						
No.	F	T016-A-R	R-SD-1.1				
SCALE		QTY. 2,000					
UNIT	mm						
Seiko Instruments Inc							

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein
 whose related industrial properties, patents, or other rights belong to third parties. The application circuit
 examples explain typical applications of the products, and do not guarantee the success of any specific
 mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the
 failure or malfunction of semiconductor products may occur. The user of these products should therefore
 give thorough consideration to safety design, including redundancy, fire-prevention measures, and
 malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.