### 1.5 MHz, 600 mA Step- Down DC- DC Converter

## High-Efficiency, Low Ripple, Adjustable Output Voltage

The NCP1521B step-down DC-DC converter is a monolithic integrated circuit optimized for portable applications powered from one cell Li-Ion or three cell Alkaline $/ \mathrm{NiCd} / \mathrm{NiMH}$ batteries. The part, available in adjustable output voltage versions ranging from 0.9 V to 3.9 V , is able to deliver up to 600 mA . It uses synchronous rectification to increase efficiency and reduce external part count. The device also has a built- in 1.5 MHz (nominal) oscillator which reduces component size by allowing smaller inductors and capacitors. Automatic switching PWM/PFM mode offers improved system efficiency.

Additional features include integrated soft-start, cycle-by-cycle current limiting and thermal shutdown protection. The NCP1521B is available in a space saving, low profile TSOP5 and UDFN6 packages.

## Features

- Up to $96 \%$ Efficiency
- Best-In-Class Ripple, including PFM Mode
- Sources up to 600 mA
- 1.5 MHz Switching Frequency
- Adjustable Output Voltage from 0.9 V to 3.9 V
- Synchronous Rectification for Higher Efficiency
- 2.7 V to 5.5 V Input Voltage Range
- Low Quiescent Current
- Shutdown Current Consumption of $0.3 \mu \mathrm{~A}$
- Thermal Limit Protection
- Short Circuit Protection
- All Pins are Fully ESD Protected
- This is a Pb-Free Device


## Typical Applications

- Cellular Phones, Smart Phones and PDAs
- Digital Still/Video Cameras
- MP3 Players and Portable Audio Systems
- Wireless and DSL Modems
- Portable Equipment
- USB Powered Devices
ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

|  |  | MARKING DIAGRAM |
| :---: | :---: | :---: |
|  | TSOP-5 SN SUFFIX CASE 483 |  |
| GAL A Y W - (Note | $=$ Specific Dev <br> = Assembly L <br> = Year <br> = Work Week <br> = Pb-Free Pac <br> Microdot may be | Code <br> on <br> e <br> either location) |
| $4$ | UDFN6 MU SUFFIX CASE 517AB |  |
| $\begin{aligned} & \text { zC } \\ & \text { M } \\ & \mathbf{\prime} \\ & \text { (Note } \end{aligned}$ | $=$ Specific Dev <br> = Date Code <br> $=\mathrm{Pb}$-Free Pa <br> Microdot may be | Code <br> either location) |

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCP1521BSNT1G | TSOP-5 <br> (Pb-Free) | 3000/Tape \& Reel |
| NCP1521BMUTBG | UDFN6 <br> (Pb-Free) | 3000/Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


Figure 2. Typical Application - UDFN6


Figure 3. Efficiency vs. Output Current


Figure 4. Simplified Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. <br> TSOP5 | Pin No. <br> UDFN6 | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 3 | VIN | Analog / <br> Power Input | Power supply input for the PFET power stage, analog and digital blocks. The <br> pin must be decoupled to ground by a 4.7 $\mu$ F ceramic capacitor. |
| 2 | 2,4 | GND | Analog / <br> Power Ground | This pin is the GND reference for the NFET power stage and the analog <br> section of the IC. The pin must be connected to the system ground. |
| 3 | 1 | EN | Digital Input | Enable for switching regulators. This pin is active HIGH and is turned off by <br> logic LOW on this pin. Do not let this pin float. |
| 4 | 6 | FB | Analog Input | Feedback voltage from the output of the power supply. This is the input to the <br> error amplifier. |
| 5 | 5 | LX | Analog Output | Connection from power MOSFETs to the Inductor. |

## PIN CONNECTIONS


(Top View)
Figure 5. Pin Connections - TSOP5


Figure 6. Pin Connections - UDFN6

## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Minimum Voltage All Pins | $\mathrm{V}_{\text {min }}$ | -0.3 | V |
| Maximum Voltage All Pins (Note 2) | $\mathrm{V}_{\text {max }}$ | 7.0 | V |
| Maximum Voltage EN, FB, LX | $\mathrm{V}_{\text {max }}$ | $\mathrm{VIN}+0.3$ | V |
| Thermal Resistance, Junction -to-Air (with Recommended Soldering Footprint) <br> TSOP5 <br> UDFN6 | $\mathrm{R}_{\theta \mathrm{JA}}$ | $\begin{aligned} & 300 \\ & 260 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\text {A }}$ | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Operating Temperature | $\mathrm{T}_{\mathrm{j}}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Latch-up Current Maximum Rating ( $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ ) (Note 4) | Lu | $\pm 100$ | mA |
| ESD Withstand Voltage (Note 3) Human Body Model Machine Model | $\mathrm{V}_{\text {esd }}$ | $\begin{aligned} & 2.0 \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{kV} \\ \mathrm{~V} \end{gathered}$ |
| Moisture Sensitivity Level (Note 5) | MSL | 1 | per IPC |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at $T_{A}=25^{\circ} \mathrm{C}$.
2. According to JEDEC standard JESD22-A108B.
3. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) per JEDEC standard: JESD22-A114.
Machine Model (MM) per JEDEC standard: JESD22-A115.
4. Latchup current maximum rating per JEDEC standard: JESD78.
5. JEDEC Standard: J-STD-020A.

ELECTRICAL CHARACTERISTICS (Typical values are referenced to $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Min and Max values are referenced $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature, unless otherwise noted, operating conditions $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.2 \mathrm{~V}$, unless otherwise noted.)

| Rating | Pin |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TSOP | UDFN | Symbol | Min | Typ | Max |

VIN PIN

| Input Voltage Range | 1 | 3 | $\mathrm{~V}_{\mathrm{IN}}$ | 2.7 | - | 5.5 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current, PFM No Switching | 1 | 3 | $\mathrm{I}_{\mathrm{q}}$ ON | - | 30 | 45 | $\mu \mathrm{~A}$ |
| Standby Current, EN Low | 1 | 3 | $\mathrm{I}_{\mathrm{q}}$ OFF | - | 0.2 | 1.5 | $\mu \mathrm{~A}$ |
| Undervoltage Lockout (VIN Falling) | 1 | 3 | $\mathrm{~V}_{\text {UVLO }}$ | 2.2 | 2.4 | 2.55 | V |

## EN PIN

| Positive going Input High Voltage Threshold, ENO Signal | 3 | 1 | $\mathrm{~V}_{\mathrm{IH}}$ | 1.2 | - | - | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Negative going Input High Voltage Threshold, ENO Signal | 3 | 1 | $\mathrm{~V}_{\mathrm{IL}}$ | - | - | 0.4 | V |
| EN High Input Current, EN $=3.6 \mathrm{~V}$ | 3 | 1 | $\mathrm{I}_{\mathrm{ENH}}$ | - | 2.0 | - | $\mu \mathrm{A}$ |

OUTPUT

| Output Voltage Accuracy (Note 6) Ambient Temperature Overtemperature Range |  |  | $\mathrm{V}_{\text {OUT }}$ | $-3.0$ | $\begin{aligned} & \pm 1.0 \\ & \pm 2.0 \end{aligned}$ | $3.0$ | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Output Voltage |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 0.9 | - | V |
| Maximum Output Voltage |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 3.3 | - | V |
| Maximum Output Voltage for USB or 5 V Rail Powered Applications Vin from 4.3 V to 5.5 V (Note 7) |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 3.9 | - | V |
| Output Voltage load regulation Overtemperature IOUT $=100 \mathrm{~mA}$ to 600 mA |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 0.0005 - | - | \%/mA |
| Load Transient Response, Rise/Falltime $1 \mu \mathrm{~s}$ 10 mA to 100 mA Load Step 200 mA to 600 mA Load Step |  |  | V ${ }_{\text {OUT }}$ | - | $\begin{aligned} & 35 \\ & 80 \end{aligned}$ | - | mV |
| Output Voltage Line Regulation, IOUT $=100 \mathrm{~mA}$, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5 V |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 0.05 | - | \% |
| Line Transient Response, IOUT $=100 \mathrm{~mA}$, 3.6 V to 3.0 V Line Step (Falltime $=50 \mu \mathrm{~s}$ ) |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 6 | - | mV PPP |
| Output Voltage Ripple, Iout = 300 mA (PWM Mode) |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 2.0 | - | mV |
| Output Voltage Ripple, Iout $=0 \mathrm{~mA}$ (PFM Mode) |  |  | $\mathrm{V}_{\text {OUT }}$ | - | 8.0 | - | mV |
| Peak Inductor Current | 5 | 5 | ILIM | - | 1200 | - | mA |
| Oscillator Frequency | 5 | 5 | Fosc | 1.3 | 1.5 | 1.8 | MHz |
| Duty Cycle | 5 | 5 | - | - | - | 100 | \% |
| Soft-Start Time |  |  | T Start | - | 320 | 500 | $\mu \mathrm{s}$ |
| Thermal Shutdown Threshold |  |  | $\mathrm{T}_{\text {SD }}$ | - | 160 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | $\mathrm{T}_{\text {SDH }}$ | - | 25 | - | ${ }^{\circ} \mathrm{C}$ |
| POWER SWITCHES |  |  |  |  |  |  |  |
| P-Channel On-Resistance |  |  | RLxH | - | 400 | - | $\mathrm{m} \Omega$ |
| N-Channel On-Resistance |  |  | RLxL | - | 400 | - | $\mathrm{m} \Omega$ |
| P-Channel Leakage Current |  |  | ILeakH | - | 0.05 | - | $\mu \mathrm{A}$ |
| N-Channel Leakage Current |  |  | ILeakL | - | 0.01 | - | $\mu \mathrm{A}$ |

6. The overall output voltage tolerance depends upon the accuracy of the external resistor (R1, R2).
7. Functionality guaranteed per design and characterization, see chapter "USB or 5 V Rail Powered Applications".

TABLE OF GRAPHS

| Typical Characteristics for Step-down Converter |  | Figure |  |
| :---: | :--- | :--- | :---: |
| I STB | Standby Current | vs. Input Voltage | 7 |
| $\mathrm{I}_{\mathrm{q}}$ | Quiescent Current, PFM No Switching | vs. Input Voltage | 8 |
| V OUT | Output Voltage Accuracy | vs. Temperature | 9 and 10 |
| Eff | Efficiency | vs. Output Current | $11,12,13$ and 29 |
| Freq | Switching Frequency | vs. Input Voltage | 14 |
| V OUT | Soft-Start | vs. Time | 15 |
| V OUT | Short Circuit Protection | vs. Time | 16 |
| V OUT | Line Regulation | vs. Input Voltage | 17 and 18 |
| $V_{\text {OUT }}$ | Line Transient | vs. Time | 19 and 20 |
| $V_{\text {OUT }}$ | Load Regulation | vs. Output Current | 21,22 and 30 |
| $V_{\text {OUT }}$ | Load Transient | vs. Time | $23,24,25$ and 26 |



Figure 7. Shutdown Current vs. Supply Voltage


Figure 8. Quiescent Current PFM No Switching vs. Supply Voltage

## NCP1521B



Figure 9. Output Voltage Accuracy vs. Temperature $\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}\right)$


Figure 11. Efficiency vs. Output Current
$\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 13. Efficiency vs. Output Current $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}\right)$


Figure 10. Output Voltage Accuracy vs. Temperature ( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=200 \mathrm{~V}$ )


Figure 12. Efficiency vs. Output Current
( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Figure 14. Switching Frequency vs. Input Voltage ( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=\mathbf{3 0 0} \mathrm{mA}$ )


Figure 15. Typical Soft-Start $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}\right.$, $\left.\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}\right)$


Figure 16. Short-Circuit Protection $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}\right)$


Figure 17. Line Regulation
( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ )


Figure 19. 3.0 V to 3.6 V Line Transient (Risetime $=50 \mu \mathrm{~s}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

Figure 18. Line Regulation
( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Figure 20. 3.6 V to 3.0 V Line Transient (Risetime $=50 \mu \mathrm{~s}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Figure 21. Load Regulation $\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}\right)$


Figure 23. 10 mA to 100 mA Load Transient $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 25. 200 mA to 600 mA Load Transient
$\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 22. Load Regulation ( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Figure 24. 100 mA to 10 mA Load Transient $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 26. $\mathbf{6 0 0} \mathrm{mA}$ to $\mathbf{2 0 0} \mathrm{mA}$ Load Transient
$\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

## OPERATION DESCRIPTION

## Overview

The NCP1521B uses a constant frequency, current mode step-down architecture. Both the main (P-Channel MOSFET) and synchronous ( N -Channel MOSFET) switches are internal.

It delivers a constant voltage from either a single Li-Ion or three cell $\mathrm{NiMH} / \mathrm{NiCd}$ battery to portable devices such as cell phones and PDA. The output voltage is set by an external resistor divider. The NCP1521B sources at least 600 mA , depending on external components chosen.

The NCP1521B works with two modes of operation; PWM/PFM depending on the current required. In PWM mode, the device can supply voltage with a tolerance of $\pm 3 \%$ and $90 \%$ efficiency or better. Lighter load currents cause the device to automatically switch into PFM mode for reduced current consumption and extended battery life.

Additional features include soft-start, undervoltage protection, current overload protection, and thermal shutdown protection. As shown in Figure 1, only six external components are required. The part uses an internal reference voltage of 0.6 V . It is recommended to keep the part in shutdown mode until the input voltage is 2.7 V or higher.

## PWM Operating Mode

In this mode, the output voltage of the NCP1521B is regulated by modulating the on-time pulse width of the main switch Q1 at a fixed frequency of 1.5 MHz . The switching of the PMOS Q1 is controlled by a flip-flop driven by the internal oscillator and a comparator that compares the error signal from an error amplifier with the sum of the sensed current signal and compensation ramp. This driver switches ON and OFF the upper side transistor (Q1) and switches the lower side transistor (Q2) in either ON state or in current source mode. At the beginning of each cycle, the main switch Q1 is turned ON while Q2 is in its current source mode by the rising edge of the internal oscillator clock. The inductor current ramps up until the sum of the current sense signal and compensation ramp becomes higher than the error voltage amplifier. Once this has occurred, the PWM comparator resets the flip-flop, Q1 is turned OFF and the synchronous switch Q2 is turned in its ON state. Q2 replaces the external Schottky diode to reduce the conduction loss and improve the efficiency. To avoid overall power loss, a certain amount of dead time is introduced to ensure Q1 is completely turned OFF before Q2 is being turned ON .


Figure 27. PWM Switching Waveform $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=600 \mathrm{~mA}\right)$

## PFM Operating Mode

Under light load conditions, the NCP1521B enters in low current PFM mode operation to reduce power consumption. The output regulation is implemented by pulse frequency modulation. If the output voltage drops below the threshold of PFM comparator, a new cycle will be initiated by the PFM comparator to turn on the switch Q1. Q1 remains ON during the minimum on time of the structure while Q2 is in its current source mode. The peak inductor current depends upon the drop between input and output voltage. After a short dead time delay where Q1 is switched OFF, Q2 is turned in its ON state. The negative current detector will detect when the inductor current drops below zero and sends the signal to turn Q2 to current source mode to prevent a too large deregulation of the output voltage. When the output voltage falls below the threshold of the PFM comparator, a new cycle starts immediately.


Figure 28. PFM Mode Switching Waveform $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\right)$

## Cycle-by-Cycle Current Limitation

From the block diagram (Figure 4), an $\mathrm{I}_{\text {LIM }}$ comparator is used to realize cycle-by-cycle current limit protection. The comparator compares the LX pin voltage with the reference voltage, which is biased by a constant current. If the inductor current reaches the limit, the $\mathrm{I}_{\text {LIM }}$ comparator detects the LX voltage falling below the reference voltage and releases the signal to turn off the switch Q1. The cycle-by-cycle current limit is set at 1200 mA (nom).

## Short Circuit Protection

When the output is shorted to ground, the device limits the inductor current. The duty-cycle is minimum and the consumption on the input line is 300 mA (Typ). When the short circuit condition is removed, the device returns to the normal mode of operation.

## Soft-Start

The NCP1521B uses soft-start ( $300 \mu \mathrm{~s} \mathrm{Typ}$ ) to limit the inrush current when the device is initially enabled. Soft-start is implemented by gradually increasing the reference voltage until it reaches the full reference voltage. During startup, a pulsed current source charges the internal soft-start capacitor to provide gradually increasing reference voltage. When the voltage across the capacitor ramps up to the nominal reference voltage, the pulsed current source will be switched off and the reference voltage will switch to the regular reference voltage.

## Shutdown Mode

Forcing this pin to a voltage below 0.4 V will shut down the IC. In shutdown mode, the internal reference, oscillator and most of the control circuitries are turned off. Therefore, the typical current consumption will be $0.3 \mu \mathrm{~A}$ (typical value). Applying a voltage above 1.2 V to EN pin will enable the device for normal operation. The typical threshold is around 0.7 V . The device will go through soft-start to normal operation.

## Thermal Shutdown

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. If the junction temperature exceeds $160^{\circ} \mathrm{C}$, the device shuts down. In this mode switch Q1 and Q2 and the control circuits are all turned off. The device restarts in soft-start after the temperature drops below $135^{\circ} \mathrm{C}$. This feature is provided to prevent catastrophic failures from accidental device overheating, and it is not intended as a substitute for proper heatsinking.

## Low Dropout Operation

The NCP1521B offers a low input to output voltage difference. The NCP1521B can operate at $100 \%$ duty cycle. In this mode the PMOS (Q1) remains completely on.

The minimum input voltage to maintain regulation can be calculated as:

$$
\begin{align*}
\mathrm{V}_{\mathrm{IN}(\min )}= & \mathrm{VOUT}_{\mathrm{O}}^{(\max )} \\
& +\left(\operatorname{lOUT} \times\left(\mathrm{R}_{\mathrm{DS}}(\mathrm{on})+\mathrm{RI}_{\text {INDUCTOR }}\right)\right) \tag{eq.1}
\end{align*}
$$

- Vout: Output Voltage (Volts)
- Iout: Max Output Current
- $\mathrm{R}_{\mathrm{DS}(o n)}$ : P-Channel Switch $\mathrm{R}_{\mathrm{DS}(o n)}$
- $\mathrm{R}_{\text {INDUCTOR: }}$ Inductor Resistance (DCR)


## USB or 5 V Rail Powered Applications

For USB or 5 V rail powered applications, NCP1521B is able to supply voltages up to $3.9 \mathrm{~V}, 600 \mathrm{~mA}$, operating in PWM mode only, with high efficiency (Figure 29), low output voltage ripple and good load regulation results over all current range (Figure 30).


Figure 29. Efficiency vs. Output Current
$\left(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.9 \mathrm{~V}\right)$


Figure 30. Load Regulation
( $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.9 \mathrm{~V}$ )

## APPLICATION INFORMATION

## Output Voltage Selection

The output voltage is programmed through an external resistor divider connected from $\mathrm{V}_{\text {OUT }}$ to FB then to GND. For low power consumption and noise immunity, the resistor from FB to GND (R2) should be in the [ $100 \mathrm{k}-600 \mathrm{k}$ ] range. If R 2 is 200 k given the $\mathrm{V}_{\mathrm{FB}}$ is 0.6 V , the current through the divider will be $3.0 \mu \mathrm{~A}$.

The formula below gives the value of $\mathrm{V}_{\text {OUT }}$, given the desired R1 and the R1 value:

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{FB}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \tag{eq.2}
\end{equation*}
$$

- VouT: Output Voltage (Volts)
- $\mathrm{V}_{\mathrm{FB}}$ : Feedback Voltage $=0.6 \mathrm{~V}$
- R1: Feedback Resistor from Vout to FB
- R2: Feedback Resistor from FB to GND


## Input Capacitor Selection

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly. The capacitance needed for the input bypass capacitor depends on the source impedance of the input supply.

The maximum RMS current occurs at $50 \%$ duty cycle with maximum output current, which is $\mathrm{I}_{\text {out_max }} / 2$.

For NCP1521B, a low profile, low ĒSR ceramic capacitor of $4.7 \mu \mathrm{~F}$ should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to the $\mathrm{V}_{\text {IN }}$ pin.

Table 1. List of Input Capacitor

| Murata | GRM188R60J475KE |
| :---: | :---: |
|  | GRM21BR71C475KA |
| Taiyo Yuden | JMK212BY475MG |
| TDK | C2012X5ROJ475KB |
|  | C1632X5ROJ475KT |

## Output L-C Filter Design Considerations

The NCP1521B operates at 1.5 MHz frequency and uses current mode architecture. The correct selection of the output filter ensures good stability and fast transient response.

Due to the nature of the buck converter, the output L-C filter must be selected to work with internal compensation. For NCP1521B, the internal compensation is internally fixed and it is optimized for an output filter of $L=2.2 \mu \mathrm{H}$ and $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$.

The corner frequency is given by:

$$
\mathrm{f}_{\mathrm{C}}=\frac{1}{2 \pi \sqrt{\mathrm{~L} \times \text { COUT }}}=\frac{1}{2 \pi \sqrt{2.2 \mu \mathrm{H} \times 10 \mu \mathrm{~F}}}=34 \mathrm{kHz}
$$

The device is intended to operate with inductance values between $1.0 \mu \mathrm{H}$ and maximum of $4.7 \mu \mathrm{H}$.

If the corner frequency is moved, it is recommended to check the loop stability depending on the output ripple voltage accepted and output current required. For lower frequency, the stability will be increased; a larger output capacitor value could be chosen without critical effect on the system. On the other hand, a smaller capacitor value increases the corner frequency and it should be critical for the system stability. Take care to check the loop stability. The phase margin is usually higher than $45^{\circ}$.

Table 2. L-C Filter Example

| Inductance (L) | Output Capacitor (C out ) |
| :---: | :---: |
| $1.0 \mu \mathrm{H}$ | $22 \mu \mathrm{~F}$ |
| $2.2 \mu \mathrm{H}$ | $10 \mu \mathrm{~F}$ |
| $4.7 \mu \mathrm{H}$ | $4.7 \mu \mathrm{~F}$ |

## Inductor Selection

The inductor parameters directly related to device performances are saturation current and DC resistance and inductance value. The inductor ripple current $\left(\Delta \mathrm{I}_{\mathrm{L}}\right)$ decreases with higher inductance:

$$
\begin{equation*}
\Delta_{\mathrm{L}}=\frac{\mathrm{VOUT}_{\mathrm{OUT}}}{\mathrm{~L} \times \mathrm{fSW}}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{eq.4}
\end{equation*}
$$

$\Delta \mathrm{I}_{\mathrm{L}}$ peak to peak inductor ripple current
L inductor value
$\mathrm{f}_{\text {SW }}$ switching frequency
The saturation current of the inductor should be rated higher than the maximum load current plus half the ripple current:

$$
\begin{equation*}
\mathrm{IL}(\mathrm{MAX})=\mathrm{IO}(\mathrm{MAX})+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2} \tag{eq.5}
\end{equation*}
$$

$\Delta \mathrm{I}_{\text {L(MAX) }}$ Maximum inductor current $\Delta \mathrm{I}_{\mathrm{O}(\mathrm{MAX})}$ Maximum Output current

The inductor's resistance will factor into the overall efficiency of the converter. For best performances, the DC resistance should be less than $0.3 \Omega$ for good efficiency.

Table 3. LIST OF INDUCTOR

| FDK | MIPW3226 Series |
| :---: | :---: |
| TDK | VLF3010AT Series |
| Taiyo Yuden | LQ CBL2012 |
| Coil craft | DO1605-T Series |
|  | LPO3010 |

## Output Capacitor Selection

Selecting the proper output capacitor is based on the desired output ripple voltage. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric.

The output ripple voltage in PWM mode is given by:

$$
\Delta \mathrm{V}_{\mathrm{OUT}}=\Delta \mathrm{I}_{\mathrm{L}} \times\left(\frac{1}{4 \times \mathrm{fSW} \times \mathrm{COUT}}+\mathrm{ESR}\right)
$$

In PFM mode (at light load), the output voltage is regulated by pulse frequency modulation. The output voltage ripple is independent of the output capacitor value. It is set by the threshold of PFM comparator.

Table 4. LIST OF OUTPUT CAPACITOR

| Murata | GRM188R60J475KE | $4.7 \mu \mathrm{~F}$ |
| :---: | :---: | :---: |
|  | GRM21BR60J106ME19L | $10 \mu \mathrm{~F}$ |
|  | GRM188R60OJ106ME | $10 \mu \mathrm{~F}$ |
| Taiyo Yuden | JMK212BY475MG | $4.7 \mu \mathrm{~F}$ |
|  | JMK212BJ106MG | $10 \mu \mathrm{~F}$ |
| TDK | C2012X5ROJ475KB | $4.7 \mu \mathrm{~F}$ |
|  | C2012X5ROJ226M | $22 \mu \mathrm{~F}$ |
|  | C2012X5ROJ106K | $10 \mu \mathrm{~F}$ |

## Feed-Forward Capacitor Selection

The feed-forward capacitor sets the feedback loop response and is critical to obtain good loop stability.

Given that the compensation is internally fixed, a fixed 18 pF or higher ceramic capacitor is needed. Choose a small ceramic capacitor X7R or X5R or COG dielectric.

## PACKAGE DIMENSIONS

TSOP-5
CASE 483-02
ISSUE F


SOLDERING FOOTPRINT*

NOT
DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS
. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS THICKNESS IS THE M
OF BASE MATERIAL. DIMENSIONS A AND B DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 3.00 BSC |  |
| B | 1.50 | BSC |
| C | 0.90 | 1.10 |
| D | 0.25 | 0.50 |
| G | 0.95 BSC |  |
| H | 0.01 | 0.10 |
| $\mathbf{J}$ | 0.10 | 0.26 |
| $\mathbf{K}$ | 0.20 | 0.60 |
| $\mathbf{L}$ | 1.25 | 1.55 |
| $\mathbf{M}$ | 0 | $10^{\circ}$ |
| $\mathbf{S}$ | 2.50 | 3.00 |


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

UDFN6 2x2, 0.65P
CASE 517AB-01
ISSUE A

notes:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.45 | 0.55 |
| A1 | 0.00 | 0.05 |
| A3 | 0.127 REF |  |
| b | 0.25 |  |
|  | 0.35 |  |
| D | 2.00 BSC |  |
| D2 | 1.50 |  |
| E | 1.70 |  |
| E 2 | 0.00 |  |
| e | BSC | 1.00 |
| e | 0.65 BSC |  |
| K | 0.20 | $\cdots$ |
| L | 0.25 | 0.35 |

## SOLDERING FOOTPRINT*


*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The product described herein (NCP1521B), may be covered by the following U.S. patents: TBD. There may be other patents pending.

> ON Semiconductor and (U1) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative

