


FULLY INTEGRATED POWER SUPPLY

- WIDE-RANGE MAINS OPERATION
- "ON-CHIP" 700V V(BR)DSS POWER MOS
- 65 kHz INTERNAL OSCILLATOR
- STANDBY MODE FOR HIGH EFFICIENCY AT LIGHT LOAD
- OVERCURRENT AND LATCHED OVERVOLTAGE PROTECTION
- NON DISSIPATIVE BUILT-IN START-UP CIRCUIT
- THERMAL SHUTDOWN WITH HYSTERESIS
- BROWNOUT PROTECTION

MAIN APPLICATIONS

- WALL PLUG POWER SUPPLIES UP TO 15W
- AC-DC ADAPTERS
- AUXILIARY POWER SUPPLIES FOR:
- CRT AND LCD MONITOR (BLUE ANGEL)
- DESKTOP PC/SERVER
- FAX, TV, LASER PRINTER




- HOME APPLIANCES/LIGHTING
- LINE CARD, DC-DC CONVERTERS

DESCRIPTION

The L6590A is a monolithic switching regulator designed in BCD CFF-LINE technology, able to operate with wide range input voltage and to deliver up to 15V output power. The internal power switch is a lateral power MOSFET with a typical $R_{DS(on)}$ of 13Ω and a $V_{(BR)DSS}$ of 700V minimum.

TYPICAL APPLICATION CIRCUIT



October 2000 1/19

DESCRIPTION (continued)

The MOSFET is source-grounded, thus it is possible to build flyback, boost and forward converters.

The device is meant to work with secondary feedback for tight tolerance of the regulated output voltage.

The internal fixed oscillator frequency and the integrated non dissipative start-up generator minimize the external component count and power consumption.


The device is equipped with a standby function that automatically reduces the oscillator frequency from 65 to 22 kHz under light load conditions to enhance

efficiency (P_{in} < 1W @ P_{out} = 0.5W with wide range mains).


Internal protections like cycle-by-cycle current limiting, latched output overvoltage protection, mains undervoltage protection and thermal shutdown generate a 'robust' design solution.

The IC uses a special leadframe with the ground pins (6, 7 and 8) internally connected in order for heat to be easily removed from the silicon die. An heatsink can then be realized by simply making provision of few cm² of copper on the PCB. Furthermore, the pin close to the high-voltage one is not connected to ease compliance with safety distances on the PCB.

BLOCK DIAGRAM



PIN CONNECTIONS (Top view)



PIN FUNCTIONS

N°	Pin	Description
1	DRAIN	Drain connection of the internal power MOSFET. The internal high voltage start-up generator sinks current from this pin.
2	N.C.	Not internally connected. Provision for clearance on the PCB.
3	Vcc	Supply pin of the IC. An electrolytic capacitor is connected between this pin and ground. The internal start-up generator charges the capacitor until the voltage reaches the start-up threshold. The PWM is stopped if the voltage at the pin exceeds a certain value.
4	COMP	PWM Control Input. The voltage on this pin (V_{COMP}) controls the PWM modulator: the higher V_{COMP} , the higher the duty cycle. The pin will be driven by a current sink (usually the transistor of an optocoupler) able to modulate V_{COMP} by modulating the current.
5	вок	Brownout Protection. If the voltage applied to this pin is lower than 2.5V the PWM is disabled. This pin is typically used for sensing the input voltage of the converter through a resistor divider. If not used, the pin can be either left floating or connected to Vcc through a 15 k Ω resistor.
6 to 8	GND	Connection of both the source of the internal MOSFET and the return of the bias current of the IC. Pins connected to the metal frame to facilitate heat dissipation.

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{thj-amb}	Thermal Resistance Junction-ambient (*)	35 to 60	°C/W
R _{thj-pins}	Thermal Resistance Junction-pins	15	°C/W

^(*) Value depending on PCB copper area and thickness.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{ds}	Drain Source Voltage	-0.3 to 700	V
I _d	Drain Current	0.7	А
V _{cc}	IC Supply Voltage	18	V
I _{clamp}	V _{cc} Zener Current	20	mA
\(()	PWM Control Input Sink Current	3	mA
c0//	BOK pin Sink Current	1	mA
P _{tot}	Power Dissipation at T _{amb} < 50°C 3 cm ² , 2 oz copper dissipating area on PCB	1.5	W
Tj	Operating Junction Temperature	-40 to 150	°C
T _{stg}	Storage Temperature	-40 to 150	°C



ELECTRICAL CHARACTERISTCS ($T_j = -25$ to 125°C, $V_{CC} = 10V$; unless otherwise specified))

Cumbal	Doromotor	Test Condition	Min	Turn	Max	Heit
Symbol	Parameter	lest Condition	Min.	Тур.	Max.	Unit
POWER S	SECTION					
$V_{(BR)DSS} \\$	Drain Source Voltage	$I_d < 200 \mu A; T_j = 25 °C$	700			V
I _{dss}	Off state drain current	V _{ds} = 560V; T _j = 125 °C			200	μA
R _{DS(on)}	Drain-to-Source on resistance R _{DS(on)} vs. T _j : see fig. 17	I _d = 120mA; T _j = 25 °C		13	16	Ω
	NDS(on) vs. 1j. see ng. 17	I _d = 120mA; T _j = 125 °C		23	28	
PWM CO	NTROL INPUT				!	
V _{COMPH}	Vout High	I _{source} = -0.5mA	3.8	4.5		V
I _{COMP}	Source Current	1.5V < V _{COMP} < 3.5V	-0.5	-1	-2.5	mA
R _{COMP}	Dynamic Resistance	1.5V < V _{COMP} < 3.5V		9		kΩ
OSCILLA	TOR SECTION				.10	5)
Fosc	Oscillator Frequency	T _j = 25 °C	58	65	72	kHz
			52	65	74	
D _{min}	Min. Duty Cycle	V _{COMP} = 1V	70	9	0	%
D _{max}	Max. Duty Cycle	V _{COMP} = 4V	67	70	73	%
DEVICE (DPERATION SECTION	18/			l	
I _{op}	Operating Supply Current	fsw = Fosc		4.5	7	mA
IQ	Quiescent Current	MOS disabled		3.5	6	mA
I _{charge}	V _{CC} charge Current	$V_{cc} = 0V \text{ to } V_{ccon} - 0.5V;$ $V_{ds} = 100 \text{ to } 400V; T_j = 25^{\circ}C$	-3	-4.5	-7	mA
	4,1011	$V_{cc} = 0V \text{ to } V_{ccon} - 0.5V;$ $V_{ds} = 100 \text{ to } 400V$	-2.5	-4.5	-7.5	mA
V _{CCclamp}	V _{CC} Clamp Voltage	I _{clamp} = 10mA (*)	15.5	16.5	17.5	V
V _{ccon}	Start Threshold voltage	(*)	13.5	14.5	15.5	V
V _{ccoff}	Min operating voltage after Turn on	(*)	6	6.6	7.2	V
V _{dsmin}	Drain start voltage				40	V
CIRCUIT	PROTECTIONS					
I _{pklim}	Pulse-by-pulse Current Limit	di/dt = 120 mA/ μs	550	625	700	mA
V _{ccOVP}	Overvoltage Protection	I _{cc} = 10 mA (*)	15	16	17	V
LEB	Masking Time	After MOSFET turn-on (**)		120		ns
STANDBY	Y SECTION				1	
	Oscillator Frequency		19	22	25	kHz

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I _{pksb}	Peak switch current for Standby Operation	Transition from F _{osc} to F _{SB}		80		mA
I _{pkno}	Peak switch current for Normal Operation	Transition from F _{SB} to F _{osc}		190		mA

BROWNOUT PROTECTION

V _{th}	Threshold Voltage	Voltage either rising or falling	2.325	2.5	2.675	٧
I _{Hys}	Current Hysteresis	V _{pin} = 3V	-30	-50	-70	μΑ
V _{CL}	Clamp Voltage	I _{pin} = 0.5 mA	5.6	6.4	7.2	V

THERMAL SHUTDOWN (***)

	Threshold		150	165	°C
	Hysteresis			40	S°C
(**) Param	eters tracking one the other neter guaranteed by design, not te meters guaranteed by design, fund			Al.	CI
			05	00	
			48		
			0/8rs		
		0/0 ⁵			
		0,			
		.15)			
	olețe Prodi	Cil			
	2,00i	O *			
	PI				
	18/6				
\s	0/10				
10-					

Figure 1. Start-up & UVLO Thresholds




Figure 4. IC Consumption Before Start-up




Figure 2. Start-up Current Generator




Figure 5. IC Quiescent Current




Figure 3. Start-up Current Generator




Figure 6. IC Operating Current




Figure 7. IC Operating Current




Figure 8. Switching Frequency vs.




Figure 9. Vcc clamp vs. Temperature




Figure 10. OVP Threshold vs. Temperature




Figure 11. OCP Threshold vs. Current Slope




Figure 12. OCP threshold vs. Temperature




Figure 13. COMP pin Characteristic





Figure 14. COMP pin Dynamic Resistance vs. Temperature



Vdrain [V]

Figure 16. Drain Leakage vs. Drain Voltage

Figure 17. Rds(ON) vs. Temperature

Rds(ON) / (Rds(ON) @ Tj=25°C)

Idrain = 120 mA

1.8

1.6

1.4

1.2

0.8




Figure 15. Breakdown Voltage vs. Temperature

50

Tj [°C]

100

BVDSS / (BVDSS @ Tj = 25°C)

Idrain = $200 \mu A$

1.08

1.06

1.04

1.02

0.98 0.96 0.94

0.92 -50





Figure 18. Rds(ON) vs. Idrain

0



50

Tj [°C]

100

150





Figure 20. Standby Function Thresholds






Figure 21. Test Board electrical schematic




Figure 22. Test Board evaluation data





Figure 23. Test Board EMI characterization







Figure 24. Test Board main waveforms





APPLICATION INFORMATION

In the following sections the functional blocks as well as the most important internal functions of the device will be described.

Start-up circuit

When power is first applied to the circuit and the voltage on the bulk capacitor is sufficiently high, an internal high-voltage current generator is sufficiently biased to start operating and drawing about 4.5 mA through the primary winding of the transformer and the drain pin. Most of this current charges the bypass capacitor connected between pin Vcc (3) and ground and makes its voltage rise linearly.

As the Vcc voltage reaches the start-up threshold (14.5V typ.) the chip, after resetting all its internal logic, starts operating, the internal power MOSFET is enabled to switch and the internal high-voltage generator is disconnected. The IC is powered by the energy stored in the Vcc capacitor until the self-supply circuit (typically an auxiliary winding of the transformer) develops a voltage high enough to sustain the operation.

As the IC is running, the supply voltage, typically generated by a self-supply winding, can range between 16 V (Overvoltage protection limit, see the relevant section) and 7 V, threshold of the Undervoltage Lockout. Below this value the device is switched off (and the internal start-up generator is activated). The two thresholds are in tracking.

The voltage on the Vcc pin is limited at safe values by a clamp circuit. Its 17V threshold tracks the Overvoltage protection threshold.




Figure 26. Start-up circuit internal schematic

Power MOSFET and Gate Driver

The power switch is implemented with a lateral N-channel MOSFET having a $V_{(BR)DSS}$ of 700V min. and a typical RDS(on) of 13 Ω . It has a SenseFET structure to allow a virtually lossless current sensing (used only for protection).

During operation in Discontinuous Conduction Mode at low mains the drain voltage is likely to go below ground. Any risk of injecting the substrate of the IC is prevented by an internal structure surrounding the switch.

The gate driver of the power MOSFET is designed to supply a controlled gate current during both turn-on and turn-off in order to minimize common mode EMI.

Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the power MOS-FET cannot be turned on accidentally.




Figure 27. PWM Control internal schematic

Oscillator and PWM Control

PWM regulation is accomplished by implementing voltage mode control. As shown in fig. 27, this block includes an oscillator, a PWM comparator, a PWM latch and a PWM control input.

The oscillator operates at a frequency internally fixed at 65 kHz with a precision of \pm 10%. This value has been selected so that the second harmonic falls below 150 kHz, beyond which some international standards envisage more severe limits. The maximum duty cycle is limited at 70% typ.

The PWM latch (reset dominant) is set by the clock pulses of the oscillator and is reset by either the PWM comparator or the Overcurrent comparator. The inverting input of the PWM comparator is externally available (pin 4, COMP) in order for an optocoupler-based circuit to close the control loop that regulates the converter's output voltage.

In case of overcurrent the voltage at pin COMP saturates high and the conduction of the power MOSFET is stopped by the OCP comparator instead of the PWM comparator.

Under zero load conditions the COMP pin is close to its low saturation and the gate drive delivers as short pulses as it can, limited by internal delays. They are however too long to maintain the long-term energy balance, thus from time to time some cycles need being skipped and the operation becomes asynchronous. This is automatically done by the control loop.

Standby Function

The standby function, optimized for flyback topology, automatically detects a light load condition for the converter and decreases the oscillator frequency. The normal oscillation frequency is automatically resumed when the output load builds up and exceeds a defined threshold.

This function allows to minimize power losses related to switching frequency, which represent the majority of losses in a lightly loaded flyback, without giving up the advantages of a higher switching frequency at heavy load.

The Standby function is realized by monitoring the peak current in the power switch. If the load is low that it does not reach a threshold (80 mA typ.), the oscillator frequency will be set at 22 kHz typ.

When the load demands more power and the peak primary current exceeds a second threshold (190 mA typ.) the oscillator frequency is reset at 65 kHz. This 110 mA hysteresis prevents undesired frequency change when power is such that the peak current is close to either threshold.

The signal coming from the sense circuit is digitally filtered to avoid false triggering of this function as a result of large load changes or noise.

47/




Figure 28. Standby Function timing diagram

Brownout Protection

Brownout Protection is basically a not-latched device shutdown functionality. It will typically be used to detect a mains undervoltage (brownout). This condition may cause overheating of the primary power section due to an excess of RMS current.




Figure 29. Brownout Function internal schematic and timing diagram

Another problem is the spurious restarts that are likely to occur during converter power down if the input voltage decays slowly (e.g. with a large input bulk capacitor) and that cause the output voltage not to decay to zero monothonically.

Converter shutdown can be accomplished with the L6590A by means of an internal comparator that can be used to sense the voltage across the input bulk capacitor. This comparator is internally referenced to 2.5V and disables the PWM if the voltage applied at its non-inverting input, externally available, is below the reference. PWM operation is re-enabled as the voltage at the pin is more than 2.5V.

The brownout comparator is provided with current hysteresis instead of a more usual voltage hysteresis: an internal $50 \,\mu\text{A}$ current generator is ON as long as the voltage applied at the non-inverting input exceeds $2.5 \,\text{V}$ and is OFF if the voltage is below $2.5 \,\text{V}$. This approach provides an additional degree of freedom: it is possible to set the ON threshold and the OFF threshold separately by properly choosing the resistors of the external divider, which is not possible with voltage hysteresis.

Overvoltage Protection

The IC incorporates an Overvoltage Protection (OVP) that can be particularly useful to protect the converter and the load against voltage feedback loop failures. This kind of failure causes the output voltage to rise with no control and easily leads to the destruction of the load and of the converter itself if not properly handled.

If such an event occurs, the voltage generated by the auxiliary winding that supplies the IC will fly up tracking the output voltage. This will activate an internal clamp circuit and, as the current sunk by this clamp exceeds about 10 mA, the operation of the IC will be stopped. This condition is latched and maintained until the Vcc voltage falls below the UVLO threshold. The converter will then operate intermittently.

CLAMP to OVP latch OVP L6590A

Figure 30. OVP internal schematic


Overcurrent Protection

The device uses pulse-by-pulse current limiting for Overcurrent Protection (OCP), in order to prevent overstress of the internal MOSFET: its current during the ON-time is monitored and, if it exceeds a determined value, the conduction is terminated immediately. The MOSFET will be turned on again in the subsequent switching cycle.

As previously mentioned, the internal powerMOSFET has a SenseFET structure: the source of a few cells are connected together and kept separate from the other source connections so as to realize a 1:100 current divider. The "sense" portion is connected to a ground referenced, sense resistor having a low thermal coefficient. The OCP comparator senses the voltage drop across the sense resistor and resets the PWM latch if the drop exceeds a threshold, thus turning off the MOSFET. In this way the overcurrent threshold is set at about 0.65 A (typical value).

At turn-on, there are large current spikes due to the discharge of parasitic capacitances and, in case of Continuos Conduction Mode operation, to secondary diode reverse recovery as well, which could falsely trigger the OCP comparator. To increase noise immunity the output of the OCP comparator is blanked for a short time (about 120 ns) just after the MOSFET is turned on, so that any disturbance within this time slot is rejected (Leading Edge Blanking).

Figure 31. OCP internal schematic



Thermal Shutdown

Overheating of the device due to an excessive power throughput or insufficient heatsinking is avoided by the Thermal Shutdown function. A thermal sensor monitors the junction temperature close to the power MOSFET and, when the temperature exceeds 150 °C (min.), sets an alarm signal that stops the operation of the device. This is a not-latched funtion and the power MOSFET is re-enabled as the temperature falls about 40 °C.

APPLICATION IDEAS

Figure 32. 15W Auxiliary SMPS for PC





Figure 33. 10W AC-DC Adapter





REFERENCES

- [1] "Getting Familiar with the L6590 Family, High-voltage Fully Integrated Power Supply" (AN1261)
- [2] "Offline Flyback Converters Design Methodology with the L6590 Family" (AN1262)

DIM.	mm			inch			
Diiii.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α		3.32			0.131		
a1	0.51			0.020			
В	1.15		1.65	0.045		0.065	
Ь	0.356		0.55	0.014		0.022	
b1	0.204		0.304	0.008		0.012	
D			10.92			0.430	
Е	7.95		9.75	0.313		0.384	
e		2.54			0.100		
e3		7.62			0.300		
e4		7.62			0.300		
F			6.6			0.260	
-			5.08			0.200	
٦	3.18		3.81	0.125		0.150	
Z			1.52			0.060	

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

477