

2300 MHz to 2900 MHz Balanced Mixer, LO Buffer and RF Balun

Preliminary Technical Datasheet

ADL5363

FEATURES

RF frequency range of 2300 MHz to 2900 MHz IF frequency range of dc to 450 MHz
Power conversion loss of 8.0 dB
SSB noise figure of 8.7 dB
Input IP3 of 31 dBm
Typical LO drive of 0 dBm
Single-ended, 50 Ω RF and LO input ports
High isolation SPDT LO input switch
Single-supply operation: 3.3 V to 5 V
Exposed paddle 5 mm × 5 mm, 20-lead LFCSP
1500 V HBM/500 V FICDM ESD performance


APPLICATIONS

Cellular base station receivers Transmit observation receivers Radio link downconverters

GENERAL DESCRIPTION

The ADL5363 uses a highly linear, doubly balanced passive mixer core along with integrated RF and LO balancing circuitry to allow for single-ended operation. The ADL5363 incorporates an RF balun, allowing for optimal performance over a 2300 MHz to 2900 MHz The balanced passive mixer arrangement provides good LO-to-RF leakage, typically better than -35 dBm, and excellent inter-modulation performance. The balanced mixer core also provides extremely high input linearity, allowing the device to be used in demanding cellular applications where in-band blocking signals may otherwise result in the degradation of dynamic performance. The ADL5363 provides two switched LO paths that can be used in TDD applications where it is desirable to rapidly switch between two local oscillators. LO current can be externally set using a resistor to minimize dc current commensurate with the desired level of performance. For low voltage applications, the ADL5363 is capable of operation at voltages down to 3.3 V with substantially reduced current. Under low voltage operation, an additional logic pin is provided to power down (<200 µA) the circuit when desired.

FUNCTIONAL BLOCK DIAGRAM



NC = NO CONNECT

Figure 1.

The ADL5363 is fabricated using a BiCMOS high performance IC process. The device is available in a 5 mm \times 5 mm, 20-lead LFCSP and operates over a -40° C to $+85^{\circ}$ C temperature range. An evaluation board is also available.

Table 1. Passive Mixers

RF Frequency (MHz)	Single Mixer	Single Mixer + IF Amp	Dual Mixer + IF Amp
500 to 1700	ADL5367	ADL5357	ADL5358
1200 to 2500	ADL5365	ADL5355	ADL5356
2300 to 2900	ADL5363	ADL5353	ADL5354

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

ADL5363

Preliminary Technical Datasheet

TABLE OF CONTENTS

Features	. 1
Applications	. 1
General Description	. 1
Functional Block Diagram	. 1
Specifications	. 3
5 V Performance	. 4
3.3 V Performance	. 4
Absolute Maximum Ratings	. 5
ESD Caution	. 5
Pin Configuration and Function Descriptions	. 6
Typical Performance Characteristics	. 7
5 V Performance	7

Circuit Description	
RF Subsystem	3
LO Subsystem	
Applications Information	10
Basic Connections	10
IF Port	10
Bias Resistor Selection	10
Mixer VGS Control DAC	10
Evaluation Board	11
Outline Dimensions	14
Ordering Guide	12

SPECIFICATIONS

 $V_S = 5 \text{ V}, I_S = 95 \text{ mA}, T_A = 25 ^{\circ}\text{C}, f_{RF} = 2600 \text{ MHz}, f_{LO} = 2803 \text{ MHz}, LO \text{ power} = 0 \text{ dBm}, Z_O = 50 \Omega, unless otherwise noted.}$

Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
RF INPUT INTERFACE					
Return Loss	Tunable to >20 dB over a limited bandwidth		TBD		dB
Input Impedance			50		Ω
RF Frequency Range		2300		2900	MHz
OUTPUT INTERFACE					
Output Impedance	Differential impedance, f = 200 MHz		36 2		Ω pF
IF Frequency Range		dc		450	MHz
DC Bias Voltage ¹	Externally generated	3.3	5.0	5.5	V
LO INTERFACE					
LO Power		-6	0	+10	dBm
Return Loss			TBD		dB
Input Impedance			50		Ω
LO Frequency Range		TBD		TBD	MHz
POWER-DOWN (PWDN) INTERFACE ²					
PWDN Threshold			1.0		V
Logic 0 Level				0.4	V
Logic 1 Level		1.4			V
PWDN Response Time	Device enabled, IF output to 90% of its final level		160		ns
	Device disabled, supply current < 5 mA		220		ns
PWDN Input Bias Current	Device enabled		0.0		μΑ
	Device disabled		70		μΑ

 $^{^1}$ Apply the supply voltage from the external circuit through the choke inductors. 2 PWDN function is intended for use with $V_S \leq 3.6\ V$ only.

ADL5363

5 V PERFORMANCE

 $V_S = 5$ V, $I_S = 95$ mA, $T_A = 25$ °C, $f_{RF} = 2600$ MHz, $f_{LO} = 2803$ MHz, LO power = 0 dBm, VGS0 = VGS1 = 0 V, and $Z_O = 50$ Ω , unless otherwise noted.

Table 3.

Parameter	Test Conditions\Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
Power Conversion Loss	Including 1:1 IF port transformer and PCB loss	TBD	8	TBD	dB
Voltage Conversion Loss	$Z_{SOURCE} = 50 \Omega$, differential $Z_{LOAD} = 50 \Omega$ differential				dB
SSB Noise Figure			8.7		dB
Input Third-Order Intercept (IIP3)	$f_{RF1} = 2599.5 \text{ MHz}, f_{RF2} = 2600.5 \text{ MHz}, f_{LO} = 2803 \text{ MHz},$ each RF tone at 0 dBm	27	31		dBm
Input Second-Order Intercept (IIP2)	$f_{RF1} = 2710 \text{ MHz}, f_{RF2} = 2600 \text{ MHz}, f_{LO} = 2803 \text{ MHz},$ each RF tone at 0 dBm		56		dBm
Input 1 dB Compression Point (IP1dB) ¹	Exceeding 20 dBm RF power results in damage to the device		>20		dBm
LO-to-IF Leakage	Unfiltered IF output	red IF output -22		dBm	
LO-to-RF Leakage			-35		dBm
RF-to-IF Isolation			-44		dBc
IF/2 Spurious	0 dBm input power		-75		dBc
IF/3 Spurious	0 dBm input power		-86		dBc
POWER SUPPLY					
Positive Supply Voltage		4.5	5	5.5	V
Quiescent Current	Resistor programmable		98		mA

¹Exceeding 20 dBm RF power results in damage to the device.

3.3 V PERFORMANCE

 $V_S = 3.3 \text{ V}$, $I_S = 56 \text{ mA}$, $T_A = 25^{\circ}\text{C}$, $f_{RF} = 2600 \text{ MHz}$, $f_{LO} = 2803 \text{ MHz}$, LO power = 0 dBm, $R9 = 226 \Omega$, VGS0 = VGS1 = 0 V, and $Z_O = 50 \Omega$, unless otherwise noted.

Table 4.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
Power Conversion Loss	Including 1:1 IF port transformer and PCB loss		TBD		dB
Voltage Conversion Loss	$Z_{SOURCE} = 50 \Omega$, differential $Z_{LOAD} = 50 \Omega$ differential		TBD		dB
SSB Noise Figure			TBD		dB
Input Third-Order Intercept (IIP3)	P3) $f_{RF1} = 2599.5 \text{ MHz, } f_{RF2} = 2600.5 \text{ MHz, } f_{LO} = 2803 \text{ MHz,} $ rbD each RF tone at 0 dBm		dBm		
Input Second-Order Intercept (IIP2)	$f_{RF1} = 2710 \text{ MHz}, f_{RF2} = 2600 \text{ MHz}, f_{LO} = 2803 \text{ MHz},$ each RF tone at 0 dBm		TBD		dBm
POWER INTERFACE					
Supply Voltage		3.0	3.3	3.6	V
Quiescent Current	Resistor programmable		TBD		mA
Power-Down Current	Device disabled		150		μΑ

ABSOLUTE MAXIMUM RATINGS

Table 5.

14516 5.	
Parameter	Rating
Supply Voltage, V _S	5.5 V
RF Input Level	20 dBm
LO Input Level	13 dBm
IFOP, IFON Bias Voltage	6.0 V
VGS0, VGS1, LOSW, PWDN	5.5 V
Internal Power Dissipation	1.2 W
$ heta_{JA}$	25°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)	260°C


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

- 1. NC = NO CONNECT.
- 2. EXPOSED PAD. MUST BE SOLDERED TO GROUND.

Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VPMX	Positive Supply Voltage.
2	RFIN	RF Input. Must be ac-coupled.
3	RFCT	RF Balun Center Tap (AC Ground).
4, 5, 16	COMM	Device Common (DC Ground).
6, 8	VLO3, VLO2	Positive Supply Voltages for LO Amplifier.
7	LGM3	LO Amplifier Bias Control.
9	LOSW	LO Switch. LOI1 selected for 0 V, or LOI2 selected for 3 V.
10	NC	No Connect.
11, 15	LOI1, LOI2	LO Inputs. These pins must be ac-coupled.
12, 13	VGS0, VGS1	Mixer Gate Bias Controls. 3 V logic. Ground these pins for nominal setting.
14	VPSW	Positive Supply Voltage for LO Switch.
17	PWDN	Power-Down. Connect this pin to ground for normal operation or connect this pin to 3.0 V for disable mode.
18, 19	IFON, IFOP	Differential IF Outputs.
20	VCMI	No Connect. This pin can be grounded.
	EPAD (EP)	Exposed pad must be soldered to ground.

TYPICAL PERFORMANCE CHARACTERISTICS

5 V PERFORMANCE

 $V_S = 5$ V, $I_S = 95$ mA, $T_A = 25$ °C, $f_{RF} = 2600$ MHz, $f_{LO} = 2803$ MHz, LO power = 0 dBm, RF power = 0 dBm, VGS0 = VGS1 = 0 V, and $Z_O = 50$ Ω , unless otherwise noted.




Figure 3. Supply Current vs. RF Frequency




Figure 4. Power Conversion Loss vs. RF Frequency




Figure 5. Input IP3 vs. RF Frequency




Figure 6. Input IP2 vs. RF Frequency




Figure 7. SSB Noise Figure vs. RF Frequency


CIRCUIT DESCRIPTION

The ADL5363 consists of two primary components: the radio frequency (RF) subsystem and the local oscillator (LO) subsystem. The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die, using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties. In addition, the need for external components is minimized, optimizing cost and size.

The RF subsystem consists of an integrated, low loss RF balun, passive MOSFET mixer, and a sum termination network.

The LO subsystem consists of an SPDT-terminated FET switch and a three-stage limiting LO amplifier. The purpose of the LO subsystem is to provide a large, fixed amplitude, balanced signal to drive the mixer independent of the level of the LO input.

A block diagram of the device is shown in Figure 8.



NC = NO CONNECT

Figure 8. Simplified Schematic

RF SUBSYSTEM

The single-ended, 50 Ω RF input is internally transformed to a balanced signal using a low loss (<1 dB) unbalanced-to-balanced (balun) transformer. This transformer is made possible by an extremely low loss metal stack, which provides both excellent balance and dc isolation for the RF port. Although the port can be dc connected, it is recommended that a blocking capacitor be used to avoid running excessive dc current through the part. The RF balun can easily support an RF input frequency range of 2300 MHz to 2900 MHz.

The resulting balanced RF signal is applied to a passive mixer that commutates the RF input with the output of the LO subsystem. The passive mixer is essentially a balanced, low loss switch that adds minimum noise to the frequency translation. The only noise contribution from the mixer is due to the resistive loss of the switches, which is in the order of a few ohms.

As the mixer is inherently broadband and bidirectional, it is necessary to properly terminate all the idler ($M \times N$ product) frequencies generated by the mixing process. Terminating the mixer avoids the generation of unwanted intermodulation products and reduces the level of unwanted signals at the IF output. This termination is accomplished by the addition of a sum network between the IF output and the mixer.

The IP3 performance can be optimized by adjusting the supply current with an external resistor. Additionally, dc current can be saved by increasing the resistor. It is permissible to reduce the dc supply voltage to as low as 3.3 V, further reducing the dissipated power of the part. (Note that no performance enhancement is obtained by reducing the value of these resistors and excessive dc power dissipation may result.)

LO SUBSYSTEM

The LO amplifier is designed to provide a large signal level to the mixer to obtain optimum intermodulation performance. The resulting amplifier provides extremely high performance centered on an operating frequency of 2700 MHz.

The ADL5363 has two LO inputs permitting multiple synthesizers to be rapidly switched with extremely short switching times (<40 ns) for frequency agile applications. The two inputs are applied to a high isolation SPDT switch that provides a constant input impedance, regardless of whether the port is selected, to avoid pulling the LO sources. This multiple section switch also ensures high isolation to the off input, minimizing any leakage from the unwanted LO input that may result in undesired IF responses.

The single-ended LO input is converted to a fixed amplitude differential signal using a multistage, limiting LO amplifier. This results in consistent performance over a range of LO input power. Optimum performance is achieved from -6 dBm to +10 dBm, but the circuit continues to function at considerably lower levels of LO input power.

The performance of this amplifier is critical in achieving a high intercept passive mixer without degrading the noise floor of the system. This is a critical requirement in an interferer rich environment, such as cellular infrastructure, where blocking interferers can limit mixer performance. The bandwidth of the intermodulation performance is somewhat influenced by the current in the LO amplifier chain. For dc current sensitive applications, it is permissible to reduce the current in the

LO amplifier by raising the value of the external bias control resistor. For dc current critical applications, the LO chain can operate with a supply voltage as low as 3.3 V, resulting in substantial dc power savings.

In addition, when operating with supply voltages below 3.6 V, the ADL5363 has a power-down mode that permits the dc current to drop to $<\!200~\mu A.$

All of the logic inputs are designed to work with any logic family that provides a Logic 0 input level of less than 0.4 V and a Logic 1 input level that exceeds 1.4 V. All logic inputs are high impedance up to Logic 1 levels of 3.3 V. At levels exceeding 3.3 V, protection circuitry permits operation up to 5.5 V, although a small bias current is drawn.

APPLICATIONS INFORMATION

BASIC CONNECTIONS

The ADL5363 mixer is designed to up- or downconvert between radio frequencies (RF) from 2300 MHz to 2900 MHz and intermediate frequencies (IF) from dc to 450 MHz. Figure 9 depicts the basic connections of the mixer. It is recommended to ac-couple RF and LO input ports to prevent non-zero dc voltages from damaging the RF balun or LO input circuit. The RFIN capacitor value of 3 pF is recommended to provide the optimized RF input return loss for the desired frequency band.

For upconversion, the IF input, Pin 18 (IFON) and Pin 19 (IFOP), must be driven differentially or by using a 1:1 ratio transformer for single-ended operation. A 3 pF capacitor is recommended for the RF output, Pin 2 (RFIN).

IF PORT

The real part of the output impedance is approximately 50 Ω , which matches many commonly used SAW filters without the need for a transformer. This results in a voltage conversion loss

that is approximately the same as the power conversion loss, as shown in Table 3.

BIAS RESISTOR SELECTION

An external resistor, $R_{BIAS\,LO}$, is used to adjust the bias current of the integrated amplifiers at the LO terminals. It is necessary to have a sufficient amount of current to bias the internal LO amplifier to optimize dc current vs. optimum IIP3 performance.

MIXER VGS CONTROL DAC

The ADL5363 features two logic control pins, Pin 12 (VGS0) and Pin 13 (VGS1), that allow programmability for internal gate-to-source voltages for optimizing mixer performance over desired frequency bands. The evaluation board defaults both VGS0 and VGS1 to ground.




Figure 9. Typical Application Circuit

EVALUATION BOARD

An evaluation board is available for the family of double balanced mixers. The standard evaluation board schematic is shown in Figure 10. The evaluation board is fabricated using Rogers* RO3003 material. Table 7 describes the various configuration options of the evaluation board. Evaluation board layout is shown in Figure 11 to Figure 14.




Figure 10. Evaluation Board Schematic

Table 7. Evaluation Board Configuration

Components	Description	Default Conditions
C2, C6, C8, C20, C21	Power Supply Decoupling. Nominal supply decoupling consists of a 10 μ F capacitor to ground in parallel with a 10 pF capacitor to ground positioned as close to the device as possible.	C2 = 10 μF (Size 0603), C6, C8, C20, C21 = 10 pF (Size 0402)
C1, C4, C5	RF Input Interface. The input channels are ac-coupled through C1. C4 and C5 provide bypassing for the center taps of the RF input baluns.	C1 = 3 pF (Size 0402), C4 = 10 pF (Size 0402), C5 = 0.01 µF (Size 0402)
T1, R1, C24, C25	IF Output Interface. T1 is a 1:1 impedance transformer used to provide a single-ended IF output interface. Remove R1 for balanced output operation. C24 and C25 are used to block the dc bias at the IF ports.	T1 = TC1-1-13M+ (Mini-Circuits), R1 = 0 Ω (Size 0402), C24, C25 = 560 pF (Size 0402)
C10, C12, R4	LO Interface. C10 and C12 provide ac coupling for the LO1_IN and LO2_IN local oscillator inputs. LOSEL selects the appropriate LO input for both mixer cores. R4 provides a pull-down to ensure that LO1_IN is enabled when the LOSEL test point is logic low. LO2_IN is enabled when LOSEL is pulled to logic high.	C10, C12 = 22 pF (Size 0402), R4 = 10 k Ω (Size 0402)
R21	PWDN Interface. R21 pulls the PWDN logic low and enables the device. The PWR_UP test point allows the PWDN interface to be exercised using the an external logic generator. Grounding the PWDN pin for nominal operation is allowed. Using the PWDN pin when supply voltages exceed 3.3 V is not allowed.	R21 = 10 k Ω (Size 0402)
C22, L3, R9, R14, R22, R23, VGS0, VGS1	Bias Control. R22 and R23 form a voltage divider to provide 3 V for logic control, bypassed to ground through C22. VGS0 and VGS1 jumpers provide programmability at the VGS0 and VGS1 pins. It is recommended to pull these two pins to ground for nominal operation. R9 sets the bias point for the internal LO buffers. R14 sets the bias point for the internal IF amplifier.	C22 = 1 nF (Size 0402), L3 = 0 Ω (Size 0603), R9 = 1.1 kΩ (Size 0402), R14 = 0 Ω (Size 0402), R22 = 10 kΩ (Size 0402), R23 = 15 kΩ (Size 0402), VGS0 = VGS1 = 3-pin shunt




Figure 11. Evaluation Board Top Layer




Figure 12. Evaluation Board Ground Plane, Internal Layer 1




Figure 13. Evaluation Board Power Plane, Internal Layer 2




Figure 14. Evaluation Board Bottom Layer

OUTLINE DIMENSIONS




Figure 15. 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 5 mm × 5 mm Body, Very Thin Quad (CP-20-5) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Ordering Quantity
ADL5363XCPZ-R7 ¹	−40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_VQ], 7"Tape and Reel	CP-20-5	1,500
ADL5363-EVALZ ¹		Evaluation Board		1

¹ Z = RoHS Compliant Part.

NOTES