

FEATURES

Low $T_c V_{OS}$: 2 $\mu\text{V}/^\circ\text{C}$ typical

Low input bias current: TBD pA typical at $V_S = \pm 15\text{ V}$

Dual-supply operation: $\pm 4.5\text{ V}$ to $\pm 15\text{ V}$

Low noise:

8.5 nV/ $\sqrt{\text{Hz}}$ typical at $f = 1\text{ kHz}$

0.7 μV_{P-P} at 0.1 Hz to 10 Hz

Low distortion: 0.00008%

No phase reversal

Rail-to-Rail Output

Unity gain stable

APPLICATIONS

Instrumentation

Medical Instruments

Multipole filters

Precision current measurement

Photodiode amplifiers

Sensors

Audio

GENERAL DESCRIPTION

The ADA4001-2 is a dual JFET amplifier that features low input bias current, input voltage noise, input current noise, and rail-to-rail output.

The combination of low noise and very low input bias currents makes these amplifiers especially suitable for high impedance sensor amplification. Unlike many competitive amplifiers, the ADA4001-2 maintain their fast settling performance even with substantial capacitive loads. Unlike many older JFET amplifiers, the ADA4001-2 do not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

PIN CONFIGURATIONS




Figure 1. 8-Lead SOIC_N (R Suffix)

Fast slew rate and great stability with capacitive loads make the ADA4001-2 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, Rail-to-Rail Output and excellent speed make the ADA4001-2 a great choice for audio frequency applications.

The ADA4001-2 is specified over the -40°C to $+125^\circ\text{C}$ extended industrial temperature range.

The ADA4001-2 is available in 8-lead narrow SOIC, 8-lead.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

SPECIFICATIONS

@ $V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
|---|--------------------------|--|------------|-----------|-----------|------------------------------|
| INPUT CHARACTERISTICS | | | | | | |
| Offset Voltage | V_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | ± 0.5 | ± 1.5 | mV |
| Offset Voltage Drift | $\Delta V_{OS}/\Delta T$ | | | ± 2 | ± 2.5 | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | I_B | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | TBD | 30 | pA |
| Input Offset Current | I_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | 4 | nA |
| Input Voltage Range | | | -12.5 | | $+12.5$ | V |
| Common-Mode Rejection Ratio | CMRR | $V_{CM} = \pm 12.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 96 | 110 | | dB |
| Large-Signal Voltage Gain | A_{VO} | $R_L = 2\text{ k}\Omega$, $V_O = \pm 13.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 104 | 110 | | dB |
| Input Capacitance, Differential Mode | C_{INDM} | | | 3.1 | | pF |
| Input Capacitance, Common Mode | C_{INCM} | | | 4.8 | | pF |
| OUTPUT CHARACTERISTICS | | | | | | |
| Output Voltage High | V_{OH} | $R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 14.8 | 14.9 | | V |
| | | $R_L = 600\ \Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | TBD | | | V |
| | | $R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 14.2 | 14.3 | | V |
| | | $R_L = 600\ \Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | TBD | | | V |
| Output Voltage Low | V_{OL} | $R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | -14.8 | -14.7 | V |
| | | $R_L = 600\ \Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | TBD | V |
| | | $R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | -14.7 | -14.6 | V |
| | | $R_L = 600\ \Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | TBD | V |
| Output Current | I_{OUT} | | | ± 40 | | mA |
| POWER SUPPLY | | | | | | |
| Power Supply Rejection Ratio | PSRR | $V_S = \pm 2.5\text{ V to } \pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 96 | 120 | | dB |
| Supply Current/Amplifier | I_{SY} | $I_O = 0\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 100 | 2 | 3 | mA |
| | | | | | 4 | mA |
| DYNAMIC PERFORMANCE | | | | | | |
| Slew Rate | SR | $R_L = 2\text{ k}\Omega$ | $\pm 15^1$ | ± 25 | | V/ μs |
| Gain Bandwidth Product | GBP | | | 8 | | MHz |
| Settling Time | t_s | To 0.1%, 0 V to 10 V step, $G = +1$ To 0.01%, 0 V to 10 V step, $G = +1$ | | TBD | | μs |
| Total Harmonic Distortion (THD) + Noise | THD + N | 1 kHz, $G = +1$, $R_L = 2\text{ k}\Omega$ | | | 0.00008 | % |
| NOISE PERFORMANCE | | | | | | |
| Peak-to-Peak Voltage Noise | e_n p-p | 0.1 Hz to 10 Hz bandwidth | | 0.8 | | $\mu\text{V p-p}$ |
| Voltage Noise Density | e_n | $f = 100\text{ Hz}$ | | 8.5 | | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | $f = 1\text{ kHz}$ | | 7.5 | | $\text{nV}/\sqrt{\text{Hz}}$ |
| Current Noise Density | i_n | $f = 1\text{ kHz}$ | | 3 | | $\text{fA}/\sqrt{\text{Hz}}$ |

¹Guaranteed by design and characterization

ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
|---|---|
| Supply Voltage | ± 18 V |
| Input Voltage | $\pm V_s$ |
| Output Short-Circuit Duration to GND | Observe derating curves |
| Storage Temperature Range | -65°C to $+150^\circ\text{C}$ |
| Operating Temperature Range | -40°C to $+125^\circ\text{C}$ |
| Junction Temperature Range | -65°C to $+150^\circ\text{C}$ |
| Lead Temperature (Soldering, 10 sec) | 300°C |
| Electrostatic Discharge (Human Body Model) | 3000 V |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Thermal Resistance

| Package Type | θ_{JA}^1 | θ_{JC} | Unit |
|-------------------|-----------------|---------------|---------------------------|
| 8-Lead SOIC_N (R) | 120 | 45 | $^\circ\text{C}/\text{W}$ |

¹ θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages. This was measured using a standard 4-layer board.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.