Xicor

64K   **X28C64**   **8K x 8 Bit**

5 Volt, Byte Alterable E²PROM

FEATURES

- **150ns Access Time**
- **Simple Byte and Page Write**
  - **Single 5V Supply**
    - **No External High Voltages or V_PP Control Circuits**
  - **Self-Timed**
    - **No Erase Before Write**
    - **No Complex Programming Algorithms**
    - **No Overerase Problem**
- **Low Power CMOS**
  - **60mA Active Current Max.**
  - **200µA Standby Current Max.**
- **Fast Write Cycle Times**
  - **64 Byte Page Write Operation**
  - **Byte or Page Write Cycle: 5ms Typical**
  - **Complete Memory Rewrite: 0.625 sec. Typical**
  - **Effective Byte Write Cycle Time: 78µs Typical**
- **Software Data Protection**
- **End of Write Detection**
  - **$\overline{\text{DATA}}$ Polling**
  - **Toggle Bit**
- **High Reliability**
  - **Endurance: 100,000 Cycles**
  - **Data Retention: 100 Years**
- **JEDEC Approved Byte-Wide Pinout**

DESCRIPTION

The X28C64 is an 8K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C64 is a 5V only device. The X28C64 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs.

The X28C64 supports a 64-byte page write operation, effectively providing a 78µs/byte write cycle and enabling the entire memory to be typically written in 0.625 seconds. The X28C64 also features $\overline{\text{DATA}}$ and Toggle Bit Polling, a system software support scheme used to indicate the early completion of a write cycle. In addition, the X28C64 includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

PIN CONFIGURATION

PLASTIC DIP CERDIP FLAT PACK SOIC

NC — 1	28 — V_CC
A_12 — 2	27 — $\overline{\text{WE}}$
A_7 — 3	26 — NC
A_6 — 4	25 — A_8
A_5 — 5	24 — A_9
A_4 — 6	23 — A_11
A_3 — 7	22 — $\overline{\text{OE}}$
A_2 — 8	21 — A_10
A_1 — 9	20 — $\overline{\text{CE}}$
A_0 — 10	19 — I/O_7
I/O_0 — 11	18 — I/O_6
I/O_1 — 12	17 — I/O_5
I/O_2 — 13	16 — I/O_4
V_SS — 14	15 — I/O_3

X28C64

3853 FHD F02

LCC PLCC

X28C64

Top: A_7 (4), A_12 (3), NC (2), NC (1), V_CC (32), $\overline{\text{WE}}$ (31), NC (30)

A_6 — 5	29 — A_8
A_5 — 6	28 — A_9
A_4 — 7	27 — A_11
A_3 — 8	26 — NC
A_2 — 9	25 — $\overline{\text{OE}}$
A_1 — 10	24 — A_10
A_0 — 11	23 — $\overline{\text{CE}}$
NC — 12	22 — I/O_7
I/O_0 — 13	21 — I/O_6

Bottom: I/O_1 (14), I/O_2 (15), V_SS (16), NC (17), I/O_3 (18), I/O_4 (19), I/O_5 (20)

3853 FHD F03

TSOP

X28C64

A_2 — 1	32 — A_3
A_1 — 2	31 — A_4
A_0 — 3	30 — A_5
I/O_0 — 4	29 — A_6
I/O_1 — 5	28 — A_7
I/O_2 — 6	27 — A_12
NC — 7	26 — NC
V_SS — 8	25 — NC
NC — 9	24 — V_CC
I/O_3 — 10	23 — NC
I/O_4 — 11	22 — $\overline{\text{WE}}$
I/O_5 — 12	21 — NC
I/O_6 — 13	20 — A_8
I/O_7 — 14	19 — A_9
$\overline{\text{CE}}$ — 15	18 — A_11
A_10 — 16	17 — $\overline{\text{OE}}$

3853 ILL F23.1

1

Characteristics subject to change without notice

X28C64

PIN DESCRIPTIONS

Addresses (A$_0$–A$_{12}$)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable ($\overline{CE}$)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{CE}$ is HIGH, power consumption is reduced.

Output Enable ($\overline{OE}$)

The Output Enable input controls the data output buffers and is used to initiate read operations.

PIN NAMES

Symbol	Description
A$_0$–A$_{12}$	Address Inputs
I/O$_0$–I/O$_7$	Data Input/Output
$\overline{WE}$	Write Enable
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
V$_{CC}$	+5V
V$_{SS}$	Ground
NC	No Connect

3853 PGM T01

Data In/Data Out (I/O$_0$–I/O$_7$)

Data is written to or read from the X28C64 through the I/O pins.

Write Enable ($\overline{WE}$)

The Write Enable input controls the writing of data to the X28C64.

PIN CONFIGURATION

PGA

X28C64

BOTTOM VIEW

3853 FHD F04

FUNCTIONAL DIAGRAM

3853 FHD F01

2

X28C64

DEVICE OPERATION

Read

Read operations are initiated by both $\overline{OE}$ and $\overline{CE}$ LOW. The read operation is terminated by either $\overline{CE}$ or $\overline{OE}$ returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either $\overline{OE}$ or $\overline{CE}$ is HIGH.

Write

Write operations are initiated when both $\overline{CE}$ and $\overline{WE}$ are LOW and $\overline{OE}$ is HIGH. The X28C64 supports both a $\overline{CE}$ and $\overline{WE}$ controlled write cycle. That is, the address is latched by the falling edge of either $\overline{CE}$ or $\overline{WE}$, whichever occurs last. Similarly, the data is latched internally by the rising edge of either $\overline{CE}$ or $\overline{WE}$, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5ms.

Page Write Operation

The page write feature of the X28C64 allows the entire memory to be written in 0.625 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28C64 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A_6 through A_{12}) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the $\overline{WE}$ HIGH to LOW transition, must begin within 100µs of the falling edge of the preceding $\overline{WE}$. If a subsequent $\overline{WE}$ HIGH to LOW transition is not detected within 100µs, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100µs.

Write Operation Status Bits

The X28C64 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment

3853 FHD F11

$\overline{DATA}$ Polling (I/O$_7$)

The X28C64 features $\overline{DATA}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{DATA}$ Polling allows a simple bit test operation to determine the status of the X28C64, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O$_7$ (i.e. write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O$_7$ will reflect true data. Note: If the X28C64 is in the protected state and an illegal write operation is attempted $\overline{DATA}$ Polling will not operate.

Toggle Bit (I/O$_6$)

The X28C64 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O$_6$ will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

3

X28C64

$\overline{\text{DATA}}$ **Polling I/O$_7$**
Figure 2. $\overline{\text{DATA}}$ **Polling Bus Sequence**

3853 FHD F12

### Figure 3. $\overline{\text{DATA}}$ **Polling Software Flow**

3853 FHD F13

$\overline{\text{DATA}}$ Polling can effectively halve the time for writing to the X28C64. The timing diagram in Figure 2 illustrates the sequence of events on the bus. The software flow diagram in Figure 3 illustrates one method of implementing the routine.

4

X28C64

**The Toggle Bit I/O$_6$**
Figure 4. Toggle Bit Bus Sequence

* Beginning and ending state of I/O$_6$ will vary.

3853 FHD F14

Figure 5. Toggle Bit Software Flow

3853 FHD F15

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement $\overline{\text{DATA}}$ Polling. This can be especially helpful in an array comprised of multiple X28C64 memories that is frequently updated. Toggle Bit Polling can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates a method for polling the Toggle Bit.

5

HARDWARE DATA PROTECTION

The X28C64 provides three hardware features (compatible with X2864A) that protect nonvolatile data from inadvertent writes.

- Noise Protection—A $\overline{\text{WE}}$ pulse typically less than 20ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is ≤3V typically.
- Write Inhibit—Holding either $\overline{\text{OE}}$ LOW, $\overline{\text{WE}}$ HIGH, or $\overline{\text{CE}}$ HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C64 offers a software controlled data protection feature. The X28C64 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C64 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C64 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 6 and 7 for the sequence. The three-byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data*. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

*Note: *Once the three-byte sequence is issued it must be followed by a valid byte or page write operation.*

X28C64

**Software Data Protection**
Figure 6. Timing Sequence—Byte or Page Write

3853 FHD F16

Figure 7. Write Sequence for Software Data Protection

3853 FHD F17

Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the X28C64 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C64 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

7

X28C64

Resetting Software Data Protection
**Figure 8. Reset Software Data Protection Timing Sequence**

3853 FHD F18.1

Figure 9. Software Sequence to Deactivate
Software Data Protection

3853 ILL F19.2

In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E^2PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C64 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

8

SYSTEM CONSIDERATIONS

Because the X28C64 is frequently used in large memory arrays, it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that $\overline{CE}$ be decoded from the address bus and be used as the primary device selection input. Both $\overline{OE}$ and $\overline{WE}$ would then be common among all devices in the array. For a read operation, this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C64 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling $\overline{CE}$ will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1µF high frequency ceramic capacitor be used between V_{CC} and V_{SS} at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7µF electrolytic bulk capacitor be placed between V_{CC} and V_{SS} for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

X28C64

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias
    X28C64 .... –10°C to +85°C
    X28C64I, X28C64M .... –65°C to +135°C
Storage Temperature .... –65°C to +150°C
Voltage on any Pin with
    Respect to V_{SS} .... –1V to +7V
D.C. Output Current 5mA
Lead Temperature
    (Soldering, 10 seconds) .... 300°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	–40°C	+85°C
Military	–55°C	+125°C

3853 PGM T02.1

Supply Voltage	Limits
X28C64	5V ±10%

3853 PGM T03.1

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified)

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.[1]	Max.		
I_{CC}	V_{CC} Current (Active) (TTL Inputs)		30	60	mA	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, All I/O's = Open, Address Inputs = 0.4V/2.4V Levels @ f = 5MHz
I_{SB1}	V_{CC} Current (Standby) (TTL Inputs)		1	2	mA	$\overline{CE} = V_{IH}$, $\overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V_{IH}
I_{SB2}	V_{CC} Current (Standby) (CMOS Inputs)		100	200	µA	$\overline{CE} = \overline{WE} = V_{CC} - 0.3V$ All I/O's = Open, Other Inputs = Don't Care
I_{LI}	Input Leakage Current			10	µA	$V_{IN} = V_{SS}$ to V_{CC}
I_{LO}	Output Leakage Current			10	µA	$V_{OUT} = V_{SS}$ to V_{CC}, $\overline{CE} = V_{IH}$
V_{IL}[2]	Input LOW Voltage	–1		0.8	V	
V_{IH}[2]	Input HIGH Voltage	2		$V_{CC} + 1$	V	
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 2.1mA$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -400µA$

3853 PGM T04.2

Notes: (1) Typical values are for $T_A = 25°C$ and nominal supply voltage and are not tested.
       (2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

X28C64

ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Minimum Endurance	100,000	Cycles
Data Retention	100	Years

3853 PGM T05.1

POWER-UP TIMING

Symbol	Parameter	Typ.[1]	Units
t_{PUR}[3]	Power-up to Read Operation	100	µs
t_{PUW}[3]	Power-up to Write Operation	5	ms

3853 PGM T06

CAPACITANCE $T_A = +25°C$, f = 1MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Units	Test Conditions
$C_{I/O}$[3]	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C_{IN}[3]	Input Capacitance	6	pF	$V_{IN} = 0V$

3853 PGM T07.1

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	1.5V

3853 PGM T08.1

MODE SELECTION

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Mode	I/O	Power
L	L	H	Read	D_{OUT}	Active
L	H	L	Write	D_{IN}	Active
H	X	X	Standby and Write Inhibit	High Z	Standby
X	L	X	Write Inhibit	—	—
X	X	H	Write Inhibit	—	—

3853 PGM T09

EQUIVALENT A.C. LOAD CIRCUIT

3853 FHD F20.3

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

**Note:** (3) This parameter is periodically sampled and not 100% tested.

11

X28C64

A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified.)

Read Cycle Limits

Symbol	Parameter	X28C64-15 Min.	X28C64-15 Max.	X28C64-20 Min.	X28C64-20 Max.	X28C64-25 Min.	X28C64-25 Max.	Units
t_{RC}	Read Cycle Time	150		200		250		ns
t_{CE}	Chip Enable Access Time		150		200		250	ns
t_{AA}	Address Access Time		150		200		250	ns
t_{OE}	Output Enable Access Time		70		80		100	ns
t_{LZ}[4]	$\overline{CE}$ LOW to Active Output	0		0		0		ns
t_{OLZ}[4]	$\overline{OE}$ LOW to Active Output	0		0		0		ns
t_{HZ}[4]	$\overline{CE}$ HIGH to High Z Output		50		50		50	ns
t_{OHZ}[4]	$\overline{OE}$ HIGH to High Z Output		50		50		50	ns
t_{OH}	Output Hold from Address Change	0		0		0		ns

3856 PGM T10.1

Read Cycle

3853 FHD F05

Notes: (4) t_{LZ} min., t_{HZ}, t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with C_L = 5pF, from the point when $\overline{CE}$ or $\overline{OE}$ return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

12

X28C64

WRITE CYCLE LIMITS

Symbol	Parameter	Min.[7]	Typ.[1]	Max.	Units
t_{WC}[5]	Write Cycle Time		5	10	ms
t_{AS}	Address Setup Time	0			ns
t_{AH}	Address Hold Time	100			ns
t_{CS}	Write Setup Time	0			ns
t_{CH}	Write Hold Time	0			ns
t_{CW}	$\overline{CE}$ Pulse Width	100			ns
t_{OES}	$\overline{OE}$ HIGH Setup Time	10			ns
t_{OEH}	$\overline{OE}$ HIGH Hold Time	10			ns
t_{WP}	$\overline{WE}$ Pulse Width	100			ns
t_{WPH}	$\overline{WE}$ HIGH Recovery	200			ns
t_{WPH2}[6]	SDP $\overline{WE}$ Recovery	1			µs
t_{DV}	Data Valid			1	µs
t_{DS}	Data Setup	50			ns
t_{DH}	Data Hold	10			ns
t_{DW}	Delay to Next Write	10			µs
t_{BLC}[7]	Byte Load Cycle	1		100	µs

3853 PGM T11.1

## $\overline{WE}$ Controlled Write Cycle

3853 FHD F06

Notes: (5) t_{WC} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

(6) t_{WPH} is the normal page write operation $\overline{WE}$ recovery time. t_{WPH2} is the $\overline{WE}$ recovery time needed only after the end of issuing the three-byte SDP command sequence and before writing the first byte of data to the array. Refer to Figure 6 which illustrates the t_{WPH2} requirement.

(7) For faster t_{WC} and t_{BLC} times, refer to X28HC64.

X28C64

$\overline{\text{CE}}$ Controlled Write Cycle

3853 FHD F07

Page Write Cycle

*For each successive write within the page write operation, A_6–A_{12} should be the same or writes to an unknown address could occur.

3853 FHD F08

Notes: (8) Between successive byte writes within a page write operation, $\overline{\text{OE}}$ can be strobed LOW: e.g. this can be done with $\overline{\text{CE}}$ and $\overline{\text{WE}}$ HIGH to fetch data from another memory device within the system for the next write; or with $\overline{\text{WE}}$ HIGH and $\overline{\text{CE}}$ LOW effectively performing a polling operation.

(9) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the $\overline{\text{CE}}$ or $\overline{\text{WE}}$ controlled write cycle timing.

14

X28C64

$\overline{\text{DATA}}$ Polling Timing Diagram[10]

ADDRESS

$\overline{\text{CE}}$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

t_{OEH} t_{OES}

t_{DW}

I/O_7 $D_{IN}=X$ $D_{OUT}=\overline{X}$ $D_{OUT}=X$

t_{WC}

3853 FHD F09

Toggle Bit Timing Diagram[10]

$\overline{\text{CE}}$

$\overline{\text{WE}}$

t_{OEH} t_{OES}

$\overline{\text{OE}}$

t_{DW}

I/O_6 HIGH Z   *   *

t_{WC}

* Starting and ending state of I/O_6 will vary, depending upon actual t_{WC}.

3853 FHD F10

Note: (10) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

15

NOTES

X28C64

PACKAGING INFORMATION

28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

1.460 (37.08)
1.400 (35.56)

0.550 (13.97)
0.510 (12.95)

PIN 1 INDEX

PIN 1

1.300 (33.02)
REF.

0.085 (2.16)
0.040 (1.02)

0.160 (4.06)
0.125 (3.17)

SEATING PLANE

0.150 (3.81)
0.125 (3.17)

0.030 (0.76)
0.015 (0.38)

0.110 (2.79)
0.090 (2.29)

0.062 (1.57)
0.050 (1.27)

0.020 (0.51)
0.016 (0.41)

0.610 (15.49)
0.590 (14.99)

TYP. 0.010 (0.25)

0°
15°

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

17

X28C64

PACKAGING INFORMATION

### 28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D

1.490 (37.85)
1.435 (36.45)

0.610 (15.49)
0.500 (12.70)

PIN 1

1.30 (33.02)
REF.

0.100 (2.54)
0.035 (0.89)

0.225 (5.72)
0.140 (3.56)

SEATING
PLANE

0.060 (1.52)
0.015 (0.38)

0.200 (5.08)
0.125 (3.18)

0.070 (1.78)
0.030 (0.76)
TYP. 0.055 (1.40)

0.026 (0.66)
0.014 (0.36)
TYP. 0.018 (0.46)

0.110 (2.79)
0.090 (2.29)
TYP. 0.100 (2.54)

0.620 (15.75)
0.590 (14.99)
TYP. 0.614 (15.60)

0°
15°

TYP. 0.010 (0.25)

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

18

X28C64

PACKAGING INFORMATION

### 32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J

0.420 (10.67)

0.050 (1.27) TYP.

0.021 (0.53)
0.013 (0.33)
TYP. 0.017 (0.43)

0.045 (1.14) x 45°

SEATING PLANE
±0.004 LEAD
CO − PLANARITY

0.015 (0.38)

0.095 (2.41)
0.060 (1.52)

0.140 (3.56)
0.100 (2.45)
TYP. 0.136 (3.45)

0.048 (1.22)
0.042 (1.07)

0.495 (12.57)
0.485 (12.32)
TYP. 0.490 (12.45)

0.453 (11.51)
0.447 (11.35)
TYP. 0.450 (11.43)

0.300 (7.62)
REF.

PIN 1

0.595 (15.11)
0.585 (14.86)
TYP. 0.590 (14.99)

0.553 (14.05)
0.547 (13.89)
TYP. 0.550 (13.97)

0.400
(10.16) REF.

3° TYP.

NOTES:
1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

3926 FHD F13

19

PACKAGING INFORMATION

### 28-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S

0.2980 (7.5692)
0.2920 (7.4168)

0.4160 (10.5664)
0.3980 (10.1092)

0.0192 (0.4877)
0.0138 (0.3505)

0.7080 (17.9832)
0.7020 (17.8308)

0.1040 (2.6416)
0.0940 (2.3876)

BASE PLANE

SEATING PLANE

0.0110 (0.2794)
0.0040 (0.1016)

0.050 (1.270)
BSC

0.0160 (0.4064)
0.0100 (0.2540)   X 45°

0.0125 (0.3175)
0.0090 (0.2311)

0° – 8°

0.0350 (0.8890)
0.0160 (0.4064)

NOTES:
1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES
3. BACK EJECTOR PIN MARKED "KOREA"
4. CONTROLLING DIMENSION: INCHES (MM)

3926 FHD F17

20

X28C64

PACKAGING INFORMATION

32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E

0.150 (3.81) BSC

0.020 (0.51) x 45° REF.

$\frac{0.095\ (2.41)}{0.075\ (1.91)}$

$\frac{0.022\ (0.56)}{0.006\ (0.15)}$

PIN 1

0.200 (5.08) BSC

$\frac{0.055\ (1.39)}{0.045\ (1.14)}$ TYP. (4) PLCS.

$\frac{0.028\ (0.71)}{0.022\ (0.56)}$ (32) PLCS.

0.050 (1.27) BSC

0.040 (1.02) x 45° REF. TYP. (3) PLCS.

$\frac{0.458\ (11.63)}{0.442\ (11.22)}$

$\frac{0.458\ (11.63)}{—}$

0.300 (7.62) BSC

$\frac{0.560\ (14.22)}{0.540\ (13.71)}$

0.400 (10.16) BSC

$\frac{0.088\ (2.24)}{0.050\ (1.27)}$

$\frac{0.120\ (3.05)}{0.060\ (1.52)}$

$\frac{0.558\ (14.17)}{—}$

PIN 1 INDEX CORDER

NOTE:

1. **ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)**
2. **TOLERANCE: ±1% NLT ±0.005 (0.127)**

3926 FHD F14

21

X28C64

PACKAGING INFORMATION

28-LEAD CERAMIC PIN GRID ARRAY PACKAGE TYPE K

NOTE: LEADS 4,12,18 & 26

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F15

X28C64

PACKAGING INFORMATION

28-LEAD CERAMIC FLAT PACK

PIN 1 INDEX

1   28

0.019 (0.48)
0.015 (0.38)

0.050 (1.27) BSC

0.740 (18.80)
MAX.

0.045 (1.14) MAX.

0.006 (0.15)
0.003 (0.08)

0.440 (11.18)
MAX.

0.130 (3.30)
0.090 (2.29)

0.370 (9.40)
0.250 (6.35)
TYP. 0.300 2 PLCS.

0.180 (4.57)
MIN.

0.045 (1.14)
0.025 (0.66)

0.030 (0.76)
MIN.

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F16

23

X28C64

PACKAGING INFORMATION

32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) TYPE T

SEE NOTE 2

12.50 (0.492)
12.30 (0.484)

PIN #1 IDENT.
Ø 0.76 (0.03)

SEE NOTE 2

8.02 (0.315)
7.98 (0.314)

0.50 (0.0197) BSC

0.26 (0.010)
0.14 (0.006)

1.18 (0.046)
1.02 (0.040)

0.17 (0.007)
0.03 (0.001)

SEATING
PLANE

0.58 (0.023)
0.42 (0.017)

14.15 (0.557)
13.83 (0.544)

14.80 ± 0.05
(0.583 ± 0.002)

SOLDER PADS

0.30 ± 0.05
(0.012 ± 0.002)

TYPICAL
32 PLACES

15 EQ. SPC. 0.50 ± 0.04
0.0197 ± 0.016 = 7.50 ± 0.06
(0.295 ± 0.0024) OVERALL
TOL. NON-CUMULATIVE

0.17 (0.007)
0.03 (0.001)

1.30 ± 0.05
(0.051 ± 0.002)

0.50 ± 0.04
(0.0197 ± 0.0016)

FOOTPRINT

NOTE:
1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES).

3926 ILL F38.1

24

X28C64

ORDERING INFORMATION

```
X28C64   X   X   -X
```

Device

Access Time
–15 = 150ns
–20 = 200ns
–25 = 250ns
Blank = 300ns

Temperature Range
Blank = Commercial = 0°C to +70°C
I = Industrial = –40°C to +85°C
M = Military = –55°C to +125°C
MB = MIL-STD-883

Package
P = 28-Lead Plastic DIP
D = 28-Lead Cerdip
J = 32-Lead PLCC
S = 28-Lead Plastic SOIC
E = 32-Pad LCC
K = 28-Pin Pin Grid Array
F = 28-Lead Flat Pack
T = 32-Lead TSOP