TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

# 512-MBIT (64M $\times$ 8 BITS) CMOS NAND E<sup>2</sup>PROM

### **DESCRIPTION**

The device is a single 3.3 V 512Mbit (553,648,128 bit) NAND Electrically Erasable and Programmable Read-Only Memory (NAND  $E^2PROM$ ) organized as 528 bytes  $\times$  32 pages  $\times$  4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes  $\times$  32 pages).

The device is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

### **FEATURES**

Organization

 $\begin{array}{lll} \text{Memory cell allay} & 528 \times 128 \text{K} \times 8 \\ \text{Register} & 528 \times 8 \\ \text{Page size} & 528 \text{ bytes} \\ \text{Block size} & (16 \text{K} + 512) \text{ bytes} \end{array}$ 

Modes

Read, Reset, Auto Page Program, Auto Block Erase, Status Read

Mode control

Serial input/output Command control

· Power supply

 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ 

· Access time

Cell array to register 25  $\mu s$  max Serial Read Cycle 40 ns min

• Program/Erase time

Auto Page Program 300 μs/page typ. Auto Block Erase 2.5 ms/block typ.

Operating current

Read (40 ns cycle) 20 mA max.
Program (avg.) 20 mA max.
Erase (avg.) 20 mA max.
Standby 50  $\mu$ A max

Package

TSOPI48-P-1220-0.50 (Weight: 0.53g typ.)

# PIN ASSIGNMENT (TOP VIEW)


NC   3	NC 🗆	1 )	Ь	NC
NC	NC 🗆	2	2	NC
NC □ 5				
NC				
RY/BY       □ 7       42       □ 1/06         RE       □ 8       41       □ 1/05         CE       □ 9       40       □ NC         NC       □ 10       39       □ NC         NC       □ 11       38       □ NC         Vss       □ 13       36       □ Vss         NC       □ 14       35       □ NC         NC       □ 15       34       □ NC         CLE       □ 16       33       □ NC         ALE       □ 17       32       □ 1/04         WE       □ 18       31       □ 1/03         NC       □ 20       29       □ 1/01				
NC				1/06
NC	기/뜵 귀			
NC	뜮긤			
NC □ 11	NC 3			
Vcc       12       37       Vcc         Vss       13       36       Vss         NC       14       35       NC         NC       15       34       NC         CLE       16       33       NC         ALE       17       32       I/O4         WE       18       31       I/O3         WP       19       30       I/O2         NC       20       29       I/O1	NC 🗆		Ь	NC
VSS       □ 13       36 □ VSS         NC       □ 14       35 □ NC         NC       □ 15       34 □ NC         CLE       □ 16       33 □ NC         ALE       □ 17       32 □ I/O4         WE       □ 18       31 □ I/O3         WP       □ 19       30 □ I/O2         NC       □ 20       29 □ I/O1	Vcc 🗆			Vcc
NC □ 15 CLE □ 16 33 □ NC ALE □ 17 WE □ 18 WP □ 19 NC □ 20 34 □ NC 33 □ NC 31 □ I/O4 31 □ I/O2 NC □ 20 29 □ I/O1	V <sub>SS</sub> □		П	Vss
NC □ 15 CLE □ 16 33 □ NC ALE □ 17 WE □ 18 WP □ 19 NC □ 20 34 □ NC 33 □ NC 31 □ I/O4 31 □ I/O2 NC □ 20 29 □ I/O1	NC 🗆			NC
ALE   17   32   1/04   WE   18   31   1/03   WP   19   30   1/02   NC   20   29   1/01	NC =			NC
NC □ 20 29 □ I/O1	CLE 9			
NC □ 20 29 □ I/O1	然들			
NC □ 20 29 □ I/O1	뿠			
	WP H			1/02
	NC	21	Б	NC
NC   22   27   NC				
NC   23   26   NC				
NC 24 25 NC				NC

## **PIN NAMES**

I/O1 to I/O8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
RY/BY	Ready/Busy
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection



## **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>CC</sub>	Power Supply Voltage	-0.6 to 4.6	٧
VIN	Input Voltage	-0.6 to 4.6	٧
V <sub>I/O</sub>	Input/Output Voltage	$-0.6$ V to V <sub>CC</sub> + $0.3$ V ( $\leq 4.6$ V)	٧
PD	Power Dissipation	0.3	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55 to 125	°C
T <sub>opr</sub>	Operating Temperature	-40 to 85	°C

## **CAPACITANCE** \*(Ta = 25°C, f = 1 MHz)

SYMB0L	PARAMETER	CONDITION	MIN	MAX	UNIT
C <sub>IN</sub>	Input	V <sub>IN</sub> = 0 V	_	10	pF
C <sub>OUT</sub>	Output	V <sub>OUT</sub> = 0 V	_	10	pF

<sup>\*</sup> This parameter is periodically sampled and is not tested for every device.



## **VALID BLOCKS** (1)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N <sub>VB</sub>	Number of Valid Blocks	4016	_	4096	Blocks

<sup>(1)</sup> The device occasionally contains unusable blocks. Refer to Application Note (14) toward the end of this document.

## RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	Power Supply Voltage	2.7		3.6	V
$V_{IH}$	High Level input Voltage	V <sub>CC</sub> × 0.78	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low Level Input Voltage	-0.3*	_	V <sub>CC</sub> × 0.22	V

<sup>\* -2</sup> V (pulse width lower than 20 ns)

## DC CHARACTERISTICS (Ta = -40° to 85°C, V<sub>CC</sub> = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{CC}$	_	_	±10	μА
ILO	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>		_	±10	μА
I <sub>CCO1</sub>	Operating Current (Serial Read)	$\overline{\text{CE}} = V_{\text{IL}}, I_{\text{OUT}} = 0 \text{ mA}, t_{\text{cycle}} = 40 \text{ ns}$	_	_	20	mA
I <sub>CCO3</sub>	Operating Current (Command Input)	t <sub>cycle</sub> = 40 ns	_	_	20	mA
I <sub>CCO4</sub>	Operating Current (Data Input)	t <sub>cycle</sub> = 40 ns	_	_	20	mA
ICCO5	Operating Current (Address Input)	t <sub>cycle</sub> = 40 ns	_	_	20	mA
I <sub>CCO7</sub>	Programming Current	_	_	_	20	mA
I <sub>CCO8</sub>	Erasing Current	_	_	_	20	mA
Iccs	Standby Current	$\overline{\text{CE}} = V_{\text{CC}} - 0.2 \text{ V}, \overline{\text{WP}} = 0 \text{ V/V}_{\text{CC}}$	_	_	50	μА
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -400 μA	2.4	_	_	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 2.1 mA	_	_	0.4	V
I <sub>OL</sub> (RY/BY)	Output Current of RY/BY pin	V <sub>OL</sub> = 0.4 V		8	_	mA

<sup>(2)</sup> The first block (block address #00) is guaranteed to be a valid block at the time of shipment.



# AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

 $(Ta = -40^{\circ} \text{ to } 85^{\circ}\text{C}, V_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$ 


SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
t <sub>CLS</sub>	CLE Setup Time (*1)	20	_	ns	
t <sub>CLH</sub>	CLE Hold Time	10	_	ns	
tCS	CE Setup Time (*2)	30	_	ns	
t <sub>CH</sub>	CE Hold Time	10	_	ns	
twp	Write Pulse Width	20	_	ns	
t <sub>ALS</sub>	ALE Setup Time (*1)	20	_	ns	
t <sub>ALH</sub>	ALE Hold Time	10	_	ns	
t <sub>DS</sub>	Data Setup Time	20	_	ns	
t <sub>DH</sub>	Data Hold Time	5	_	ns	
twc	Write Cycle Time	40	_	ns	
t <sub>WH</sub>	WE High Hold Time	15	_	ns	
t <sub>WW</sub>	WP High to WE Low	100	_	ns	
t <sub>RR</sub>	Ready to RE Falling Edge	20	_	ns	
t <sub>RP</sub>	Read Pulse Width	20	_	ns	
t <sub>RC</sub>	Read Cycle Time	40	_	ns	
t <sub>REA</sub>	RE Access Time (Serial Data Access)	_	30	ns	
t <sub>CEA</sub>	CE Access Time (Serial Data Access)	_	35	ns	
tCLR	CLE Low to RE Low	10	_	ns	
t <sub>ALEA</sub>	ALE Access Time (ID Read)	_	40	ns	
<sup>t</sup> CEH	CE High Time for Last Address in Serial Read Cycle	100	_	ns	(2)
tOH	Data Output Hold Time	10	_	ns	
t <sub>RHZ</sub>	RE High to Output High Impedance	_	30	ns	
t <sub>CHZ</sub>	CE High to Output High Impedance	_	20	ns	
tREH	RE High Hold Time	15	_	ns	
t <sub>IR</sub>	Output-High-impedance-to-RE Falling Edge	0	_	ns	
twhc	WE High to CE Low	30		ns	
twhr	WE High to RE Low	30		ns	
t <sub>R</sub>	Memory Cell Array to Starting Address	_	25	μS	
t <sub>WB</sub>	WE High to Busy		100	ns	
t <sub>AR2</sub>	ALE Low to RE Low (Read Cycle)	10		ns	
t <sub>RB</sub>	RE Last Clock Rising Edge to Busy (in Sequential Read)	_	130	ns	
tCRY	CE High to Ready (When interrupted by CE in Read Mode)	_	5	μS	(1) (2)
<sup>t</sup> RST	Device Reset Time (Ready/Read/Program/Erase)		5/5/10/ 500	μS	

<sup>\*1:</sup> tCLS and tALS can not be shorter than tWP

<sup>\*2:</sup> tCS should be longer than tWP + 10ns.

Note:

- (1)  $\overline{CE}$  High to Ready time depends on the pull-up resister tied to the RY/ $\overline{BY}$  pin. (Refer to Application Note (9) toward the end of this document.)
- (2) Sequential Read is terminated when  $t_{CEH}$  is greater than or equal to 100 ns. If the  $\overline{RE}$  to  $\overline{CE}$  delay is less than 30 ns,  $RY/\overline{BY}$  signal stays Ready.



## **AC TEST CONDITIONS**

PARAMETER	CONDITION
Vcc	2.7V to 3.6V
Input level	V <sub>CC</sub> – 0.2 V, 0.2 V
Input pulse rise and fall time	3 ns
Input comparison level	V <sub>CC</sub> / 2
Output data comparison level	V <sub>CC</sub> / 2
Output load	C <sub>L</sub> (100 pF) + 1 TTL

## PROGRAMMING AND ERASING CHARACTERISTICS


(Ta = -40° to 85°C,  $V_{CC}$  = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t <sub>PROG</sub>	Programming Time		300	700	μS	
N	Number of Programming Cycles on Same Page	_	_	3		(1)
t <sub>BERASE</sub>	Block Erasing Time	_	2.5	7	ms	


(1): Refer to Application Note (12) toward the end of this document.

## **TIMING DIAGRAMS**


## Latch Timing Diagram for Command/Address/Data




## Command Input Cycle Timing Diagram



## Address Input Cycle Timing Diagram




## **Data Input Cycle Timing Diagram**






## Serial Read Cycle Timing Diagram




### Status Read Cycle Timing Diagram




\* 70h represents the hexadecimal number

: VIH or VIL


## Read Cycle (1) Timing Diagram




## Read Cycle (1) Timing Diagram: When Interrupted by CE




## Read Cycle (2) Timing Diagram




### Read Cycle (3) Timing Diagram




## Sequential Read (1) Timing Diagram




## Sequential Read (2) Timing Diagram




## Sequential Read (3) Timing Diagram




## **Auto-Program Operation Timing Diagram**



### Auto Block Erase Timing Diagram



## **ID Read Operation Timing Diagram**





### **PIN FUNCTIONS**

The device is a serial access memory which utilizes time-sharing input of address information.

#### Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the  $\overline{WE}$  signal while CLE is High.

#### Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register. Address information is latched on the rising edge of  $\overline{\text{WE}}$  if ALE is High. Input data is latched if ALE is Low.

#### Chip Enable: CE

The device goes into a low-power Standby mode when  $\overline{CE}$  goes High during a wait state. The  $\overline{CE}$  signal is ignored when device is in Busy state (RY/ $\overline{BY}$  = L), such as during a Program or Erase or Read operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High.

### Write Enable: WE

The  $\overline{WE}$  signal is used to control the acquisition of data from the I/O port.

### Read Enable: RE

The  $\overline{RE}$  signal controls serial data output. Data is available  $t_{REA}$  after the falling edge of  $\overline{RE}$ . The internal column address counter is also incremented (Address = Address + I) on this falling edge.

#### I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

#### Write Protect: WP

The  $\overline{WP}$  signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when  $\overline{WP}$  is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

## Ready/Busy: RY/ BY

The  $RY/\overline{BY}$  output signal is used to indicate the operating condition of the device. The  $RY/\overline{BY}$  signal is in Busy state ( $RY/\overline{BY}=L$ ) during the Program, Erase and Read operations and will return to Ready state ( $RY/\overline{BY}=H$ ) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to Vccq with an appropriate resister.

## Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.




Figure 1. Schematic Cell Layout

A page consists of 528 bytes in which 512 bytes are used for main memory storage and 16 bytes are for redundancy or for other uses.

1 page = 528 bytes 1 block = 528 bytes  $\times$  32 pages = (16K + 512) bytes Capacity = 528 bytes  $\times$  32 pages  $\times$  4096 blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle	A7	A6	A5	A4	А3	A2	A1	A0
Second cycle	A16	A15	A14	A13	A12	A11	A10	A9
Third cycle	A24	A23	A22	A21	A20	A19	A18	A17
Fourth cycle	*L	A25						

A0 to A7: Column address
A9 to A25: Page address
(A14 to A25: Block address
(A9 to A13: NAND address in block)

<sup>\*:</sup> A8 is automatically set to Low or High by a 00h command or a 01h command. I/O2-8 must be set to Low in the fourth cycle.



### **Operation Mode: Logic and Command Tables**

The operation modes such as Program, Erase, Read and Reset are controlled by the ten different command operations shown in Table 4. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{CE}$ ,  $\overline{WE}$ ,  $\overline{RE}$  and  $\overline{WP}$  signals, as shown in Table 2.

Table 2. Logic table

	CLE	ALE	CE	WE	RE	₩P *1
Command Input	Н	L	L	7	Н	*
Address Input	L	Н	L	7	Н	*
Data Input	L	L	L	□	Н	Н
Serial Data Output	L	L	L	Н	7	*
During Programming (Busy)*2	*	*	*	*	*	Н
During Erasing (Busy)* <sup>2</sup>	*	*	*	*	*	Н
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*	*	Н	*	*	0 V/V <sub>CC</sub>

H: V<sub>IH</sub>, L: V<sub>IL</sub>, \*: V<sub>IH</sub> or V<sub>IL</sub>

Table 3 shows the operation states for Read mode.

Table 3. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output Select	L	L	L	Н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active

 $H: V_{IH}, L: V_{IL}$ 


<sup>\*1:</sup> Refer to Application Note (10) toward the end of this document regarding the WP signal when Program or Erase Inhibit

<sup>\*2:</sup> The  $\overline{CE}$  signal is ignored when device is in Busy state (RY/ $\overline{BY}$  = L), such as during a Program or Erase or Read operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High.

Table 4. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read Mode (1)	00	_	
Read Mode (2)	01	_	
Read Mode (3)	50	_	
Reset	FF	_	0
Auto Program	10	_	
Auto Block Erase	60	D0	
Status Read	70	_	0
ID Read	90	_	


HEX data bit assignment (Example)



### **DEVICE OPERATION**

#### Read Mode (1)

Read mode (1) is set when a 00h command is issued to the Command register. Refer to Figure 2 below for timing details and the block diagram.







Figure 2. Read mode (1) operation

A data transfer operation from the cell array to the register starts on the rising edge of  $\overline{\text{WE}}$  in the fourth cycle (after the address information has been latched). The device will be in Busy state during this transfer period.

After the transfer period the device returns to Ready state. Serial data can be output synchronously with the  $\overline{\text{RE}}$  clock from the start pointer designated in the address input cycle.

### Read Mode (2)







Figure 3. Read mode (2) operation

The operation of the device after input of the 01h command is the same as that of Read mode (1). If the start pointer is to be set after column address 256, use Read mode (2).


### Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2), but it is used to access information in the extra 16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.



#### Sequential Read (1) (2) (3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output the contents of addresses 0 to 527 as shown above, while Sequential Read mode (3) outputs the contents of the redundant address locations only.

### **Status Read**

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port on the  $\overline{RE}$  clock after a Status Read command "70h" input. The resulting information is outlined in Table 5 .

Table 5. Status output table for Status Read command "70h"

	STATUS	OUTPUT		
I/O1	Pass/Fail	Pass: 0	Fail: 1	7
I/O2	Not Used	0		
I/O3	Not Used	0		The Pass/Fail status on I/O1 is only
I/O4	Not Used	0		valid when the device is in the Ready state.
I/O5	Not Used	0		State.
I/O6	Not Used	0		
1/07	Ready/Busy	Ready: 1	Busy: 0	
I/O8	Write Protect	Protect: 0	Not Protected: 1	

An application example with multiple devices is shown in Figure 5.





Figure 5. Status Read timing application example

System Design Note: If the  $RY/\overline{BY}$  pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


### **Auto Page Program**

The device carries out an Automatic Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



### **Auto Block Erase**

The Auto Block Erase operation starts on the rising edge of  $\overline{WE}$  after the Erase Start command "D0h" which follows the Erase Setup command "60h". This two-cycle process for Erase operations acts as an ertra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.




23 2010-04-23

### Reset


The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 volts and the device enters Wait state.

The response to an "FFh" Reset command input during the various device operations is as follows:


### When a Reset (FFh) command is input during programming



#### When a Reset (FFh) command is input during erasing




#### When a Reset (FFh) command is input during Read operation




### When a Status Read command (70h) is input after a Reset

Figure 10.



### When two or more Reset commands are input in succession



## ID Read

ID Read command 90h provides maker code and device code. The ID codes can be read out under the following timing conditions:




Figure 12. ID Read timing

Table 6. ID Codes read out by ID read command 90h


	I/O8	1/07	I/O6	I/O5	1/04	I/O3	1/02	I/O1	Hex Data
Maker code	1	0	0	1	1	0	0	0	98h
Device code	0	1	1	1	0	1	1	0	76h

### <u>APPLICATION NOTES AND COMMENTS</u>

### (1) Power-on/off sequence:

The  $\overline{WP}$  signal is useful for protecting against data corruption at power-on/off. The following timing sequence is necessary.

The  $\overline{WP}$  signal may be negated any time after the V<sub>CC</sub> reaches 2.5 V and  $\overline{CE}$  signal is kept high in power up sequence.



In order to operate this device stably, after VCC becomes 2.5V, it should begin access after about 1ms.

Figure 13. Power-on/off Sequence

#### (2) Status after power-on

The following sequence is necessary because some input signals may not be stable at power-on.




Figure 14.

#### (3) Prohibition of unspecified commands

The operation commands are listed in Table 4. Input of a command other than those specified in Table 4 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.


### (4) Restriction of command while Busy state

During Busy state, do not input any command except 70h and FFh.

#### (5) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Program Execution command "10h" or the Reset command "FFh".

If a command other than "10h" or "FFh" is input, the Program operation is not performed.



#### (6) Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.




Figure 15. page programming within a block

#### (7) Status Read during a Read operation




Figure 16.

The device status can be read out by inputting the Status Read command "70h" in Read mode.

Once the device has been set to Status Read mode by a "70h" command, the device will not return to Read mode.

Therefore, a Status Read during a Read operation is prohibited.

However, when the Read command "00h" is inputted during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary.

27 2010-04-23

#### (8) Pointer control for "00h", "01h" and "50h"

The device has three Read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and Figure 17 is a block diagram of their operations.

Table 7. Pointer Destination

Read Mode	Command	Pointer
(1)	00h	0 to 255
(2)	01h	256 to 511
(3)	50h	512 to 527





Figure 17 Pointer control

The pointer is set to region A by the "00h" command, to region B by the "01h" command, and to region C by the "50h" command.

#### (Example)

The "00h" command must be input to set the pointer back to region A when the pointer is pointing to region C.



To program region C only, set the start point to region C using the 50h command.






Figure 18. Example of How to Set the Pointer

## (9) $RY/\overline{BY}$ : termination for the Ready/Busy pin (RY/ $\overline{BY}$ )

A pull-up resistor needs to be used for termination because the  $\,RY/\overline{BY}\,\,$  buffer consists of an open drain circuit.



This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.




29 2010-04-23


## (10) Note regarding the $\overline{\text{WP}}$ signal

The Erase and Program operations are automatically reset when  $\overline{WP}$  goes Low. The operations are enabled and disabled as follows:


### **Enable Programming**




### Disable Programming



### Enable Erasing



### Disable Erasing




30 2010-04-23

### (11) When five address cycles are input

Although the device may read in a fifth address, it is ignored inside the chip.

### Read operation



Internal read operation starts when  $\overline{\mbox{WE}}$  goes High in the fourth cycle.

Figure 20.

#### Program operation




Figure 21.

### (12) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 3 segments. Each segment can be programmed individually as follows:





Figure 22

Note: The input data for unprogrammed or previously programmed page segments must be "1"

### (13) Note regarding the $\overline{RE}$ signal

 $\overline{RE}$  The internal column address counter is incremented synchronously with the  $\overline{RE}$  clock in Read mode. Therefore, once the device has been set to Read mode by a "00h", "01h" or "50h" command, the internal column address counter is incremented by the  $\overline{RE}$  clock independently of the address input timing, If the  $\overline{RE}$  clock input pulses start before the address input, and the pointer reaches the last column address, an internal read operation (array to register) will occur and the device will enter Busy state. (Refer to Figure 23.)



Hence the  $\overline{RE}$  clock input must start after the address input.

#### (14) Invalid blocks (bad blocks)

The device contains unusable blocks. Therefore, at the time of use, please check whether a block is bad and do not use these bad blocks.




Figure 24

At the time of shipment, all data bytes in a Valid Block are FFh. For Bad Block, all bytes are not in the FFh state. Please don't perform erase operation to Bad Block.


Check if the device has any bad blocks after installation into the system. Figure 25 shows the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the Bit line by the Select gate  $\frac{1}{2}$ 

The number of valid blocks over the device lifetime is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	4016	_	4096	Block

#### **Bad Block Test Flow**



\*1: No erase operation is allowed to detected bad blocks

Figure 25

(15) Failure phenomena for Program and Erase operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE		
Block	Erase Failure	Status Read after Erase → Block Replacement		
Page	Programming Failure	Status Read after Program → Block Replacement		
Single Bit	Programming Failure 1 → 0	ECC		

- ECC: Error Correction Code.1 bit correction per 512 Bytes is necessary.
- Block Replacement

#### **Program**



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using an another appropriate scheme).

#### **Erase**

When an error occurs in an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

(16) Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

#### (17) Reliability Guidance

This reliability guidance is intended to notify some guidance related to using NAND flash with 1 bit ECC for each 512 bytes. For detailed reliability data, please refer to TOSHIBA's reliability note. Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase.

ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.


#### Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a status read after either an auto program or auto block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

#### • Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again.

Here is the combined characteristics image of Write/Erase Endurance and Data Retention.




Write/Erase Endurance [Cycles]

#### Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.

## **Package Dimensions**



Weight: 0.53 g (typ.)



# **Revision History**

Date	Rev.	Description
2009-11-24	1.00	Original version
2010-04-23	1.01	Described ECC as 1 bit correction per 512 Bytes.

### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information
  in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
  limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
  technology products (mass destruction weapons). Product and related software and technology may be controlled under the
  Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product
  or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Product is subject to foreign exchange and foreign trade control laws.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.