


# 32 Mbit (2Mb x16, Multiple Bank, Burst) 1.8V Supply Flash Memory

# FEATURES SUMMARY

- SUPPLY VOLTAGE
  - $V_{DD}$  = 1.7V to 2V for Program, Erase and Read
  - V<sub>DDQ</sub> = 1.7V to 2.24V for I/O Buffers
  - V<sub>PP</sub> = 12V for fast Program (optional)
- SYNCHRONOUS / ASYNCHRONOUS READ
  - Synchronous Burst Read mode: 66MHz
  - Asynchronous/ Synchronous Page Read mode
  - Random Access: 60ns, 70ns, 80ns
  - SYNCHRONOUS BURST READ SUSPEND
- PROGRAMMING TIME
  - 8µs by Word typical for Fast Factory Program
  - Double/Quadruple Word Program option
  - Enhanced Factory Program options
- MEMORY BLOCKS
  - Multiple Bank Memory Array: 4 Mbit Banks
  - Parameter Blocks (Top or Bottom location)
- DUAL OPERATIONS
  - Program Erase in one Bank while Read in others
  - No delay between Poad and Write operations
- BLOCK LOCKIN'S
  - All bloc's locked at Power up
  - Any combination of blocks can be locked
  - vักิ tor Block Lock-Down
- SECURITY
  - 128 bit user programmable OTP cells
  - 64 bit unique device number
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK



- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
    - Device Codes: M58WR032FT (Top): 8814h
    - M58WR032FB (Bottom): 8815h
- PACKAGE
  - Compliant with Lead-Free Soldering Processes
  - Lead-Free Versions

November 2004

# TABLE OF CONTENTS

FEATURES SUMMARY
Figure 1. Package1
SUMMARY DESCRIPTION7
Figure 2. Logic Diagram
Table 1. Signal Names    8
Figure 3. VFBGA Connections (Top view through package)
Table 2. Bank Architecture    9
Figure 4. Memory Map
SIGNAL DESCRIPTIONS
Address Inputs (A0-A20)
Data Input/Output (DQ0-DQ15)
Chip Enable (E)
Output Enable (G)
Write Enable (W)
Write Protect (WP)
Reset (RP)
Latch Enable (L)
Clock (K)
Wait (WAIT)
V <sub>DD</sub> Supply Voltage
V <sub>DDQ</sub> Supply Voltage
V <sub>PP</sub> Program Supply Voltage
V <sub>SS</sub> Ground
V <sub>SSQ</sub> Ground
BUS OPERATIONS
Bus Read
Bus Write
Address Latch
Output Disable
Standby
Reset
Table 3. Bus Operations
COMMAND INTERFACE
Table 4. Command Codes.    13
COMMAND INTERFACE - STANDARD COMMANDS14
Read Array Command
Read Status Register Command
Read Electronic Signature Command

	Read CFI Query Command	14
	Clear Status Register Command	14
	Block Erase Command	14
	Program Command	15
	Program/Erase Suspend Command	15
	Program/Erase Resume Command	15
	Protection Register Program Command	16
	Set Configuration Register Command	16
	Block Lock Command	16
	Block Unlock Command	16
	Block Lock-Down Command	16
	Table 5.    Standard Commands.	17
	Table 6.    Electronic Signature Codes	18
	Figure 5. Protection Register Memory Map	18
CO	MMAND INTERFACE - FACTORY PROGRAM COMMANDS	
	Bank Erase Command	19
	Double Word Program Command	
	Quadruple Word Program Command	
	Enhanced Factory Program Command	20
	Setup Phase	20
	Program Phase	20
	Verify Phase	20
	Exit Phase	21
	Quadruple Enhanced Factory Program Command	
	Setup Phase	
	Load Phase	
	Program and Verify Phase	21
	Exit Phase	21
	Table 7. Factory Program Commands.	22
	ATUS REGISTER	
ST	ATUS REGISTER	23
	Program/Erase Controller Status Bit (SR7)	23
	Erase Suspend Status Bit (SR6)	23
	Erase Status Bit (SR5)	23
	Program Status Bit (SR4)	23
	VPP Status Bit (SR3)	23
	Program Suspend Status Bit (SR2)	24
)	Block Protection Status Bit (SR1)	24
	Bank Write/Multiple Word Program Status Bit (SR0)	.24
	Table 8. Status Register Bits	25
CO	NFIGURATION REGISTER	26
	Read Select Bit (CR15)	26
	X-Latency Bits (CR13-CR11).	26
	Wait Polarity Bit (CR10)	

Data Output Configuration Bit (CR9).         Wait Configuration Bit (CR8)	26
Burst Type Bit (CR7)	26
Wrap Burst Bit (CR3)	
Burst length Bits (CR2-CR0).	
Table 10. Burst Type Definition	
Figure 6. X-Latency and Data Output Configuration Example	30
Figure 7. Wait Configuration Example	30
READ MODES	31
Asynchronous Read Mode	31
Synchronous Burst Read Mode	
Synchronous Burst Read Suspend	
Single Synchronous Read Mode	
DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE	33
Table 11. Dual Operations Allowed In Other Banks	
Table 12. Dual Operations Allowed In Same Bank	33
BLOCK LOCKING	34
BLOCK LOCKING.	34
Locked State	
Unlocked State	34
Lock-Down State	
Locking Operations During Erase Suspend	
	35
PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES	36
Table 14. Program/Erase Times and Endurance Cycles.	36
	38
Table 15. Absolute Maximum Ratings.	38
DC AND AC PARAMETERS	39
Table 16. Operating and AC Measurement Conditions.	
Figure 8. AC Measurement I/O Waveform	
Figure 9. AC Measurement Load Circuit.	
Table 17. Capacitance.	39
Table 18. DC Characteristics - Currents	
Table 19. DC Characteristics - Voltages         Figure 10 Asymptropous Bondom Access Bood AC Woveforms	
Figure 10.Asynchronous Random Access Read AC Waveforms         Figure 11.Asynchronous Page Read AC Waveforms	
Table 20. Asynchronous Read AC Characteristics	

**A7/** 

Figure 12.Synchronous Burst Read AC Waveforms	45
Figure 13.Single Synchronous Read AC Waveforms	46
Figure 14.Synchronous Burst Read Suspend AC Waveforms	47
Figure 15.Clock input AC Waveform	48
Table 21. Synchronous Read AC Characteristics	48
Figure 16.Write AC Waveforms, Write Enable Controlled	
Table 22. Write AC Characteristics, Write Enable Controlled	
Figure 17.Write AC Waveforms, Chip Enable Controlled	
Table 23. Write AC Characteristics, Chip Enable Controlled.	
Figure 18.Reset and Power-up AC Waveforms	
Table 24. Reset and Power-up AC Characteristics	53
PACKAGE MECHANICAL	54
Figure 19.VFBGA56 - 7.7x9mm, 8x7 ball array, 0.75mm pitch, Bottom View Package Outline	54
Table 25. VFBGA56 - 7.7x9mm, 8x7 ball array, 0.75mm pitch, Package Mechanical Data	
Figure 20.VFBGA56 Daisy Chain - Package Connections (Top view through package)	
Figure 21.VFBGA56 Daisy Chain - PCB Connection Proposal (Top view through package).	
C <sup>1</sup>	
PART NUMBERING	57
Table 26. Ordering Information Scheme	57
Table 26. Ordering Information Scheme         Table 27. Daisy Chain Ordering Scheme	57
APPENDIX A.BLOCK ADDRESS TABLES	EO
Table 28. Top Boot Block Addresses, M58WR032FT         Table 28. Dotter Divide Addresses, M58WR032FT	58
Table 29. Bottom Boot Block Addresses, M58WR032FB	59
	60
Table 30. Query Structure Overview	60
Table 31. CFI Query Identification String.	
Table 32. CFI Query System Interface Information	62
Table 33. Device Geometry Definition	63
Table 34. Primary Algorithm-Specific Extended Query Table	
Table 35. Protection Register Information	
Table 36. Burst Read Information	
Table 37. Bank and Erase Block Region Information	
Table 38. Bank and Erase Block Region 1 Information.	
Table 39. Bank and Erase Block Region 2 Information	67
OAPPENDIX C.FLOWCHARTS AND PSEUDO CODES	69
Figure 22.Program Flowchart and Pseudo Code	69
Figure 23.Double Word Program Flowchart and Pseudo code	
Figure 24.Quadruple Word Program Flowchart and Pseudo Code	
Figure 25. Program Suspend & Resume Flowchart and Pseudo Code	72
Figure 26.Block Erase Flowchart and Pseudo Code	
Figure 27.Erase Suspend & Resume Flowchart and Pseudo Code	



Figure 28.Locking Operations Flowchart and Pseudo Code       Figure 29.Protection Register Program Flowchart and Pseudo Code         Figure 30.Enhanced Factory Program Flowchart       Figure 30.Enhanced Factory Program Flowchart         Enhanced Factory Program Pseudo Code       Figure 31.Quadruple Enhanced Factory Program Pseudo Code         Quadruple Enhanced Factory Program Pseudo Code       Figure State	
APPENDIX D.COMMAND INTERFACE STATE TABLES	81
Table 40. Command Interface States - Modify Table, Next State	82 83
REVISION HISTORY	85
REVISION HISTORY Table 44. Document Revision History	85

**A7/** 

## SUMMARY DESCRIPTION

The M58WR032FT/B is a 32 Mbit (2 Mbit x16) non-volatile Flash memory that may be erased electrically at block level and programmed in-system on a Word-by-Word basis using a 1.7V to 2V V<sub>D</sub> supply for the circuitry and a 1.7V to 2.24V V<sub>DDQ</sub> supply for the Input/Output pins. An optional 12V VPP power supply is provided to speed up customer programming.

The V<sub>PP</sub> pin can also be used as a control pin to provide absolute protection against program or erase.

The device features an asymmetrical block architecture. M58WR032FT/B has an array of 71 blocks, and is divided into 4 Mbit banks. There are 7 banks each containing 8 main blocks of 32 KWords, and one parameter bank containing 8 parameter blocks of 4 KWords and 7 main blocks of 32 KWords. The Multiple Bank Architecture allows Dual Operations, while programming or erasing in one bank, Read operations are possible in other banks. Only one bank at a time is allowed to be in Program or Erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architecture is summarized in Table 2., and the memory maps are shown in Figure 4. The Parameter Blocks are located at the top of the memory address space for the M58WR032FT and at the bottom for the M58WR032FB.

Each block can be erased separately. Erase can be suspended, in order to perform program in any other block, and then resumed. Program can be suspended to read data in any other block and then resumed. Each block can be programmed and erased over 100,000 cycles using the supply voltage V<sub>DD</sub>. There are two Enhanced Factory programming commands available to speed up programming.

Program and Erase commands are written to the Command Interface of the memory. An internal Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports synchronous burst read and asynchronous read from all blocks of the memory array; at power-up the device is configured for asynchronous read. In synchronous burst mode, data is output on each clock cycle at frequencies of up to 66MHz. The synchronous burst read operation can be suspended and resumed.

The device features an Automatic Standby mode. When the bus is inactive during Asynchronous Read operations, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value  $I_{DD4}$  and the outputs are still driven. The M58WR032FT/B features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When  $V_{PP} \leq V_{PPLK}$  all blocks are protected against program or erase. All blocks are locked at Power-Úp.


The device includes a Protection Register to increase the protection of a system's design. The Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by ST, and a 128 bit segment One-Time-Programmable (OTP) by the user. The user programmable segment can be permanently protected. Figure 5. shows the Protection Register Memory Map.

The memory is offered in a VFBGA56, 7.7 x 9mm, 8x7 active ball array, 0.75 mm pitch package.

In addition to the standard version, the package is also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECOPACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive. All packages are compliant with Lead-free soldering processes. The memory is supplied with all the bits erased

**Δγ**/

(set to '1').



## Table 1. Signal Names

A0-A20	Address Inputs			
DQ0-DQ15	Data Input/Outputs, Command Inputs			
Ē	Chip Enable			
G	Output Enable			
W	Write Enable			
RP	Reset			
WP	Write Protect			
К	Clock			
Ī	Latch Enable			
WAIT	Wait			
V <sub>DD</sub>	Supply Voltage			
V <sub>DDQ</sub>	Supply Voltage for Input/Output Buffers			
V <sub>PP</sub>	Optional Supply Voltage for Fast Program & Erase			
V <sub>SS</sub>	Ground			
V <sub>SSQ</sub>	Ground Input/Output Supply			
NC	Not Connected Internally			

AA11A8 $\bigvee_{SS}$ $\bigvee_{DD}$ $\bigvee_{PP}$ A18A6A4BA12A9A20K $\overrightarrow{RP}$ A17A5A3CA13A10NC $\overrightarrow{L}$ $\overrightarrow{W}$ A19A7A2DA15A14WAITA16D012 $\overrightarrow{WP}$ NCA1E $\bigvee_{DDQ}$ D015D06D04D02D01 $\overrightarrow{E}$ A0F $\bigvee_{SS}$ D14D013D011D010D09D00 $\overrightarrow{G}$ GD07 $\bigvee_{SSQ}$ D05 $\bigvee_{DDD}$ D03 $\bigvee_{DDQ}$ D08 $\bigvee_{SSQ}$		1	2	3	4	5	6	7	8
$C = \begin{pmatrix} A_{13} \\ A_{10} \\ A_{1$	A	(A11)	A8	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>PP</sub>	A18	A6	A4
$D = \begin{pmatrix} A_{15} \\ V_{DDQ} \end{pmatrix} \begin{pmatrix} A_{14} \\ W_{AIT} \end{pmatrix} \begin{pmatrix} A_{16} \\ DQ_{12} \end{pmatrix} \begin{pmatrix} WP \\ DQ_{2} \end{pmatrix} \begin{pmatrix} NC \\ E \end{pmatrix} \begin{pmatrix} A_{1} \\ A_{1} \end{pmatrix} \\ \begin{pmatrix} V_{DDQ} \\ V_{SS} \end{pmatrix} \begin{pmatrix} DQ_{15} \\ DQ_{13} \end{pmatrix} \begin{pmatrix} DQ_{4} \\ DQ_{11} \end{pmatrix} \begin{pmatrix} DQ_{2} \\ DQ_{10} \end{pmatrix} \begin{pmatrix} DQ_{1} \\ E \end{pmatrix} \begin{pmatrix} A_{0} \\ A_{0} \end{pmatrix} \\ \begin{pmatrix} F \\ V_{SS} \end{pmatrix} \begin{pmatrix} DQ_{14} \\ DQ_{13} \end{pmatrix} \begin{pmatrix} DQ_{13} \\ DQ_{11} \end{pmatrix} \begin{pmatrix} DQ_{10} \\ DQ_{10} \end{pmatrix} \begin{pmatrix} DQ_{9} \\ DQ_{9} \end{pmatrix} \begin{pmatrix} DQ_{0} \\ G \end{pmatrix} \begin{pmatrix} G \\ G \end{pmatrix} \\ \begin{pmatrix} G \\ G \end{pmatrix} \end{pmatrix} $	В	A12	A9	A20	(к)	RP	A17	A5	A3
$E = \begin{pmatrix} V_{DDQ} \\ V_{SS} \end{pmatrix} \begin{pmatrix} DQ15 \\ DQ4 \end{pmatrix} \begin{pmatrix} DQ4 \\ DQ2 \end{pmatrix} \begin{pmatrix} DQ1 \\ DQ2 \end{pmatrix} \begin{pmatrix} \overline{E} \\ DQ1 \end{pmatrix} \begin{pmatrix} \overline{E} \\ \overline{E} \end{pmatrix} \begin{pmatrix} A0 \\ \overline{G} \end{pmatrix}$ $F = \begin{pmatrix} V_{SS} \\ V_{SS} \end{pmatrix} \begin{pmatrix} DQ14 \\ DQ13 \end{pmatrix} \begin{pmatrix} DQ13 \\ DQ11 \end{pmatrix} \begin{pmatrix} DQ10 \\ DQ10 \end{pmatrix} \begin{pmatrix} DQ9 \\ DQ0 \end{pmatrix} \begin{pmatrix} \overline{G} \\ \overline{G} \end{pmatrix}$	С	( A13 )	A10	NC	$\left(\overline{L}\right)$	$\overline{W}$	A19	A7	A2
$F = \begin{pmatrix} V_{SS} \end{pmatrix} \begin{pmatrix} DQ14 \end{pmatrix} \begin{pmatrix} DQ13 \end{pmatrix} \begin{pmatrix} DQ11 \end{pmatrix} \begin{pmatrix} DQ10 \end{pmatrix} \begin{pmatrix} DQ9 \end{pmatrix} \begin{pmatrix} DQ0 \end{pmatrix} \begin{pmatrix} \overline{G} \end{pmatrix}$	D	A15	A14	WAIT	A16	DQ12	WP	NC	A1
	E	V <sub>DDQ</sub>	(DQ15)	DQ6	DQ4	DQ2	(DQ1)	(E)	AO
$G \qquad (DQ7) \qquad (V_{SSQ}) \qquad (DQ5) \qquad (V_{DD}) \qquad (DQ3) \qquad (V_{DDQ}) \qquad (DQ8) \qquad (V_{SSQ})$	F	V <sub>SS</sub>	DQ14	DQ13	DQ11	DQ10	DQ9	(DQ0)	Ğ
	G	DQ7	Vssq,	DQ5	V <sub>DD</sub>	DQ3	VDDQ.	DQ8	VssQ,

Figure 3. VFBGA Connections (Top view through package)


# Table 2. Bank Architecture

Number	Bank Size	Parameter Blocks	Main Blocks
Parameter Bank	4 Mbits	8 blocks of 4 KWords	7 blocks of 32 KWords
Bank 1	4 Mbits	-	8 blocks of 32 KWords
Bank 2	4 Mbits	-	8 blocks of 32 KWords
Bank 3	4 Mbits	-	8 blocks of 32 KWords
S			
Bank 6	4 Mbits	-	8 blocks of 32 KWords
Bank 7	4 Mbits	-	8 blocks of 32 KWords

S

**\\\** 

## Figure 4. Memory Map



10/86

## SIGNAL DESCRIPTIONS

See Figure 2., Logic Diagram and Table 1., Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A20). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

**Data Input/Output (DQ0-DQ15).** The Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Bus Write operation.

**Chip Enable (E).** The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at  $V_{IL}$  and Reset is at  $V_{IH}$  the device is in active mode. When Chip Enable is at  $V_{IH}$  the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

**Output Enable (G).** The Output Enable controls data outputs during the Bus Read operation of the memory.

Write Enable (W). The Write Enable controls the Bus Write operation of the memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

Write Protect (WP). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at  $V_{IL}$ , the Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at  $V_{IH}$ , the Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (refer to Table 13., Lock Status).

**Reset (RP).** The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to Table 18., DC Characteristics - Currents, for the value of  $I_{DD2}$ . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to  $V_{RPH}$ (refer to Table 19., DC Characteristics - Voltages). Latch Enable (L). Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is at  $V_{IL}$  and it is inhibited when Latch Enable is at  $V_{IH}$ . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

**Clock (K).** The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{\rm IL}$ . Clock is don't care during asynchronous read and in write operations.

**Wait (WAIT).** Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at  $V_{IH}$  or Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT signal is not gated by Output Enable.

 $V_{DD}$  Supply Voltage .  $V_{DD}$  provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase).

**V<sub>DDQ</sub> Supply Voltage.**  $V_{DDQ}$  provides the power supply to the I/O pins and enables all Outputs to be powered independently from V<sub>DD</sub>. V<sub>DDQ</sub> can be tied to V<sub>DD</sub> or can use a separate supply.

**VPP Program Supply Voltage.** VPP is a power supply pin. The Supply Voltage  $V_{DD}$  and the Program Supply Voltage  $V_{PP}$  can be applied in any order. The pin can also be used as a control input.

The two functions are selected by the voltage range applied to the pin. If  $V_{PP}$  is kept in a low voltage range (0V to  $V_{DDQ}$ )  $V_{PP}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives an absolute protection against program or erase, while  $V_{PP} > V_{PP1}$  enables these functions (see Tables 18 and 19, DC Characteristics for the relevant values).  $V_{PP}$  is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If  $V_{PP}$  is in the range of  $V_{PPH}$  it acts as a power supply pin. In this condition  $V_{PP}$  must be stable until the Program/Erase algorithm is completed.

 $V_{SS}$  Ground.  $V_{SS}$  ground is the reference for the core supply. It must be connected to the system ground.

 $V_{SSQ}$  Ground.  $V_{SSQ}$  ground is the reference for the input/output circuitry driven by  $V_{DDQ}$ .  $V_{SSQ}$  must be connected to  $V_{SS}$ .

Note: Each device in a system should have  $V_{DD}$ ,  $V_{DDQ}$  and  $V_{PP}$  decoupled with a  $0.1\mu$ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors



should be as close as possible to the package). See Figure 9., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required  $V_{\mathsf{PP}}$  program and erase currents.

# **BUS OPERATIONS**

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Address Latch, Output Disable, Standby and Reset. See Table 3., Bus Operations, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

**Bus Read.** Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at  $V_{IL}$  in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see COMMAND INTERFACE section). See Figures 10, 11, 12 and 13 Read AC Waveforms, and Tables 20 and 21 Read AC Characteristics, for details of when the output becomes valid.

**Bus Write.** Bus Write operations write Commands to the memory or latch Input Data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at  $V_{IL}$  with Output Enable at  $V_{IH}$ . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses can also be latched prior to the write operation by toggling Latch Enable. In this case

the Latch Enable should be tied to  $V_{\text{IH}}$  during the bus write operation.

See Figures 16 and 17, Write AC Waveforms, and Tables 22 and 23, Write AC Characteristics, for details of the timing requirements.

Address Latch. Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at  $V_{IL}$  during address latch operations. The addresses are latched on the rising edge of Latch Enable.

**Output Disable.** The outputs are high impedance when the Output Enable is at  $V_{\text{IH}}$ .

**Standby.** Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in stand-by when Chip Enable and Reset are at  $V_{IH}$ . The power consumption is reduced to the stand-by level and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to  $V_{IH}$  during a program or erase operation, the device enters Standby mode when finished.

**Reset.** During Reset mode the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at  $V_{IL}$ . The power consumption is reduced to the Standby level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to  $V_{SS}$  during a Program or Erase, this operation is aborted and the memory content is no longer valid.

Operation	Ш	G	w	Ē	RP	WAIT <sup>(4)</sup>	DQ15-DQ0
Bus Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	VIL <sup>(2)</sup>	VIH		Data Output
Bus Write	VIL	VIH	VIL	VIL <sup>(2)</sup>	VIH		Data Input
Address Latch	VIL	х	VIH	V <sub>IL</sub>	V <sub>IH</sub>		Data Output or Hi-Z <sup>(3)</sup>
Output Disable	V <sub>IL</sub>	VIH	VIH	Х	V <sub>IH</sub>		Hi-Z
Standby	VIH	Х	Х	Х	V <sub>IH</sub>	Hi-Z	Hi-Z
Reset	Х	Х	Х	Х	VIL	Hi-Z	Hi-Z

#### Table 3. Bus Operations

Note: 1.  $\underline{X} = \text{Don't care.}$ 

2.  $\overline{L}$  can be tied to V<sub>IH</sub> if the valid address has been previously latched.

3. Depends on G.

4. WAIT signal polarity is configured using the Set Configuration Register command.



# **COMMAND INTERFACE**

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the Program and Erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

All bus write operations to the memory are inter-		mmand Codes
preted by the Command Interface. Commands consist of one or more sequential Bus Write oper-	Hex Code	Command
ations. An internal Program/Erase Controller han-	01h	Block Lock Confirm
dles all timings and verifies the correct execution of the Program and Erase commands. The Pro-	03h	Set Configuration Register Confirm
gram/Erase Controller provides a Status Register	10h	Alternative Program Setup
whose output may be read at any time to monitor the progress or the result of the operation.	20h	Block Erase Setup
The Command Interface is reset to read mode	2Fh	Block Lock-Down Confirm
when power is first applied, when exiting from Reset or whenever $V_{DD}$ is lower than $V_{LKO}$ . Com-	30h	Enhanced Factory Program Setup
mand sequences must be followed exactly. Any invalid combination of commands will be ignored.	35h	Double Word Program Setup
Refer to Table 4., Command Codes, and APPEN-	40h	Program Setup
DIX D., Tables 40, 41, 42 and 43, Command Inter-	50h	Clear Status Register
face States - Modify and Lock Tables, for a summary of the Command Interface.	56h	Quadruple Word Program Setup
The Command Interface is split into two types of commands: Standard commands and Factory Program commands. The following sections ex-	60h	Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup
plain in detail how to perform each command.	70h	Read Status Register
	75h	Quadruple Enhanced Factory Program Setup
	80h	Bank Erase Setup
	90h	Read Electronic Signature
	98h	Read CFI Query
	B0h	Program/Erase Suspend
	C0h	Protection Register Program
AUCT(S)	D0h	Program/Erase Resume, Block Erase Confirm, Bank Erase Confirm, Block Unlock Confirm or Enhanced Factory Program Confirm
	FFh	Read Array
obsolete Product(s)		

#### **Table 4. Command Codes**

**Δγ**/

# **COMMAND INTERFACE - STANDARD COMMANDS**

The following commands are the basic commands used to read, write to and configure the device. Refer to Table 5., Standard Commands, in conjunction with the following text descriptions.

## **Read Array Command**

The Read Array command returns the addressed bank to Read Array mode. One Bus Write cycle is required to issue the Read Array command and return the addressed bank to Read Array mode. Subsequent read operations will read the addressed location and output the data. A Read Array command can be issued in one bank while programming or erasing in another bank. However if a Read Array command is issued to a bank currently executing a Program or Erase operation the command will be executed but the output data is not guaranteed.

## **Read Status Register Command**

The Status Register indicates when a Program or Erase operation is complete and the success or failure of operation itself. Issue a Read Status Register command to read the Status Register content. The Read Status Register command can be issued at any time, even during Program or Erase operations.

The following read operations output the content of the Status Register of the addressed bank. The Status Register is latched on the falling edge of E or G signals, and can be read until E or G returns to V<sub>IH</sub>. Either E or G must be toggled to update the latched data. See Table 8. for the description of the Status Register Bits. This mode supports asynchronous or single synchronous reads only.

## Read Electronic Signature Command

The Read Electronic Signature command reads the Manufacturer and Device Codes, the Block Locking Status, the Protection Register, and the Configuration Register.

The Read Electronic Signature command consists of one write cycle to an address within one of the banks. A subsequent Read operation in the same bank will output the Manufacturer Code, the Device Code, the protection Status of the blocks in the targeted bank, the Protection Register, or the Configuration Register (see Table 6.).

If a Read Electronic Signature command is issued in a bank that is executing a Program or Erase operation the bank will go into Read Electronic Signature mode, subsequent Bus Read cycles will output the Electronic Signature data and the Program/Erase controller will continue to program or erase in the background. This mode supports asynchronous or single synchronous reads only, it does not support page mode or synchronous burst reads.

## **Read CFI Query Command**

The Read CFI Query command is used to read data from the Common Flash Interface (CFI). The Read CFI Query Command consists of one Bus Write cycle, to an address within one of the banks. Once the command is issued subsequent Bus Read operations in the same bank read from the Common Flash Interface.

If a Read CFI Query command is issued in a bank that is executing a Program or Erase operation the bank will go into Read CFI Query mode, subsequent Bus Read cycles will output the CFI data and the Program/Erase controller will continue to Program or Erase in the background. This mode supports asynchronous or single synchronous reads only, it does not support page mode or synchronous burst reads.

The status of the other banks is not affected by the command (see Table 11.). After issuing a Read CFI Query command, a Read Array command should be issued to the addressed bank to return the bank to Read Array mode.

See APPENDIX B., Common Flash Interface, Tables 30, 31, 32, 33, 34, 35, 36, 37, 38 and 39 for details on the information contained in the Common Flash Interface memory area.

## **Clear Status Register Command**

The Clear Status Register command can be used to reset (set to '0') error bits SR1, SR3, SR4 and SR5 in the Status Register. One bus write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not change the Read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new Program or Erase command.

## Block Erase Command

The Block Erase command can be used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost. If the block is protected then the Erase operation will abort, the data in the block will not be changed and the Status Register will output the error. The Block Erase command can be issued at any moment, regardless of whether the block has been programmed or not.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Erase command.
- The second latches the block address in the internal state machine and starts the Program/ Erase Controller.

14/86

If the second bus cycle is not Write Erase Confirm (D0h), Status Register bits SR4 and SR5 are set and the command aborts. Erase aborts if Reset turns to  $V_{IL}$ . As data integrity cannot be guaranteed when the Erase operation is aborted, the block must be erased again.

Once the command is issued the device outputs the Status Register data when any address within the bank is read. At the end of the operation the bank will remain in Read Status Register mode until a Read Array, Read CFI Query or Read Electronic Signature command is issued.

During Erase operations the bank containing the block being erased will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored. Refer to DUAL OPERATIONS AND MUL-TIPLE BANK ARCHITECTURE section for detailed information about simultaneous operations allowed in banks not being erased. Typical Erase times are given in Table 14., Program/Erase Times and Endurance Cycles.

See APPENDIX C., Figure 26., Block Erase Flowchart and Pseudo Code, for a suggested flowchart for using the Block Erase command.

#### Program Command

The memory array can be programmed word-byword. Only one Word in one bank can be programmed at any one time. Two bus write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the Address and the Data to be written and starts the Program/Erase Controller.

After programming has started, read operations in the bank being programmed output the Status Register content.

During Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command. Refer to DUAL OPERATIONS AND MULTI-PLE BANK ARCHITECTURE section for detailed information about simultaneous operations allowed in banks not being programmed. Typical Program times are given in Table 14., Program/ Erase Times and Endurance Cycles.

Programming aborts if Reset goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the memory location must be reprogrammed.

See APPENDIX C., Figure 22., Program Flowchart and Pseudo Code, for the flowchart for using the Program command.

#### Program/Erase Suspend Command

The Program/Erase Suspend command is used to pause a Program or Block Erase operation. A Bank Erase operation cannot be suspended.

One bus write cycle is required to issue the Program/Erase command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register will be set to '1'. The command can be addressed to any bank.

During Program/Erase Suspend the Command Interface will accept the Program/Erase Resume, Read Array (cannot read the erase-suspended block or the program-suspended Word), Read Status Register, Read Electronic Signature and Read CFI Query commands. Additionally, if the suspend operation was Erase then the Clear status Register, Program, Block Lock, Block Lock-Down or Block Unlock commands will also be accepted. The block being erased may be protected by issuing the Block Lock, Block Lock-Down or Protection Register Program commands. Only the blocks not being erased may be read or programmed correctly. When the Program/Erase Resume command is issued the operation will complete. Refer to the DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE section for detailed information about simultaneous operations allowed during Program/Erase Suspend.

During a Program/Erase Suspend, the device can be placed in standby mode by taking Chip Enable to  $V_{IH}$ . Program/Erase is aborted if Reset turns to  $V_{IL}$ .

See APPENDIX C., Figure 25., Program Suspend & Resume Flowchart and Pseudo Code, and Figure 27., Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the Program/Erase Suspend command.

#### Program/Erase Resume Command

The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend command has paused it. One Bus Write cycle is required to issue the command. The command can be written to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data. If the bank was in Read Array mode subsequent read operations will output invalid data.

If a Program command is issued during a Block Erase Suspend, then the erase cannot be resumed until the programming operation has completed. It is possible to accumulate suspend operations. For example: suspend an erase oper-

ation, start a programming operation, suspend the programming operation then read the array. See APPENDIX C., Figure 25., Program Suspend & Resume Flowchart and Pseudo Code, and Figure 27., Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the Program/Erase Resume command.

#### **Protection Register Program Command**

The Protection Register Program command is used to Program the 128 bit user One-Time-Programmable (OTP) segment of the Protection Register and the Protection Register Lock. The segment is programmed 16 bits at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the Address and the Data to be written to the Protection Register and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started.

The segment can be protected by programming bit 1 of the Protection Lock Register (see Figure 5., Protection Register Memory Map). Attempting to program a previously protected Protection Register will result in a Status Register error. The protection of the Protection Register is not reversible.

The Protection Register Program cannot be suspended. See APPENDIX C., Figure 29., Protection Register Program Flowchart and Pseudo Code, for a flowchart for using the Protection Register Program command.

#### Set Configuration Register Command

The Set Configuration Register command is used to write a new value to the Configuration Register which defines the burst length, type, X latency, Synchronous/Asynchronous Read mode and the valid Clock edge configuration.

Two Bus Write cycles are required to issue the Set Configuration Register command.

- The first cycle writes the setup command and the address corresponding to the Configuration Register content
- Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

Read operations output the memory array content after the Set Configuration Register command is issued.

The value for the Configuration Register is always presented on A0-A15. CR0 is on A0, CR1 on A1, etc.; the other address bits are ignored.

#### **Block Lock Command**

The Block Lock command is used to lock a block and prevent Program or Erase operations from changing the data in it. All blocks are locked at power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. . Table 13. shows the Lock Status after issuing a Block Lock command.

The Block Lock bits are volatile, once set they remain set until a hardware reset or power-down/ power-up. They are cleared by a Block Unlock command. Refer to the section, BLOCK LOCK-ING, for a detailed explanation. See APPENDIX C., Figure 28., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Lock command.

#### Block Unlock Command

The Block Unlock command is used to unlock a block, allowing the block to be programmed or erased. Two Bus Write cycles are required to issue the Block Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 13. shows the protection status after issuing a Block Unlock command. Refer to the section, BLOCK LOCKING, for a detailed explanation and APPENDIX C., Figure 28., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Unlock command.

#### Block Lock-Down Command

A locked or unlocked block can be locked-down by issuing the Block Lock-Down command. A locked-down block cannot be programmed or erased, or have its protection status changed when WP is low,  $V_{IL}$ . When WP is high,  $V_{IH}$ , the Lock-Down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

16/86

**/**7/

The lock status can be monitored for each block using the Read Electronic Signature command. Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on power-down. Table 13. shows the Lock Status after issuing a Block Lock-Down command. Refer to the section, BLOCK LOCKING, for a detailed explanation and APPENDIX C., Figure 28., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Lock-Down command.

	s			Bus Op	erations		
Commands	Cycles		1st Cycle		2nd Cycle		
	Û	Op.	Add	Data	Op.	Add	Data
Read Array	1+	Write	BKA	FFh	Read	WA	RD
Read Status Register	1+	Write	BKA	70h	Read	BKA <sup>(2)</sup>	SRD
Read Electronic Signature	1+	Write	BKA	90h	Read	BKA <sup>(2)</sup>	ESD
Read CFI Query	1+	Write	BKA	98h	Read	BKA <sup>(2)</sup>	QD
Clear Status Register	1	Write	BKA	50h			G
Block Erase	2	Write	BKA or BA <sup>(3)</sup>	20h	Write	ВА	D0h
Program	2	Write	BKA or WA <sup>(3)</sup>	40h or 10h	Write	WA	PD
Program/Erase Suspend	1	Write	Х	B0h		20	
Program/Erase Resume	1	Write	Х	D0h	21		
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h
Block Lock	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	BA	01h
Block Unlock	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	BA	D0h
Block Lock-Down	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	BA	2Fh

## Table 5. Standard Commands

Note: 1. X = Don't Care, WA=Word Address in targeted bank, RD = Read Data, SRD = Status Register Data, ESD = Electronic Signature Data, QD = Query Data, BA = Block Address, BKA = Bank Address, PD = Program Data, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.


2. Must be same bank as in the first cycle. The signature addresses are listed in Table 6.

3. Any address within the bank can be used.



	Code	Address (h)	Data (h)
Manufacturer Code		Bank Address + 00	0020
Device Code	Top (M58WR032FT)	Bank Address + 01	8814
Device Code	Bottom(M58WR032FB)	Bank Address + 01	8815
	Locked		0001
Block Protection	Unlocked	Block Address + 02	0000
BIOCK Protection	Locked and Locked-Down	Block Address + 02	0003
	Unlocked and Locked-Down		0002
Reserved		Bank Address + 03	Reserved
Configuration Register		Bank Address + 05	CR
Protection Persister Look	ST Factory Default	Bank Address + 80	0002
Protection Register Lock	OTP Area Permanently Locked	Bank Address + 60	0000
Drotaction Degister		Bank Address + 81 Bank Address + 84	Unique Device Number
Protection Register		Bank Address + 85 Bank Address + 8C	OTP Area
Note: CR = Configuration Registe	ər.	Pro	•





57

18/86

# **COMMAND INTERFACE - FACTORY PROGRAM COMMANDS**

The Factory Program commands are used to speed up programming. They require  $V_{PP}$  to be at  $V_{PPH}$  except for the Bank Erase command which also operates at  $V_{PP} = V_{DD}$ . Refer to Table 7., Factory Program Commands, in conjunction with the following text descriptions.

The use of Factory Program commands requires certain operating conditions.

- V<sub>PP</sub> must be set to V<sub>PPH</sub> (except for Bank Erase comand),
- V<sub>DD</sub> must be within operating range,
- Ambient temperature, T<sub>A</sub> must be 25°C ± 5°C,
- The targeted block must be unlocked.

#### Bank Erase Command

The Bank Erase command can be used to erase a bank. It sets all the bits within the selected bank to '1'. All previous data in the bank is lost. The Bank Erase command will ignore any protected blocks within the bank. If all blocks in the bank are protected then the Bank Erase operation will abort and the data in the bank will not be changed. The Status Register will not output any error.

Bank Erase operations can be performed at both  $V_{PP} = V_{PPH}$  and  $V_{PP} = V_{DD}$ .

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Bank Erase command.
- The second latches the bank address in the internal state machine and starts the Program/ Erase Controller.

If the second bus cycle is not Write Bank Erase Confirm (D0h), Status Register bits SR4 and SR5 are set and the command aborts. Erase aborts if Reset turns to  $V_{IL}$ . As data integrity cannot be guaranteed when the Erase operation is aborted, the bank must be erased again.

Once the command is issued the device outputs the Status Register data when any address within the bank is read. At the end of the operation the bank will remain in Read Status Register mode until a Read Array, Read CFI Query or Read Electronic Signature command is issued.

During Bank Erase operations the bank being erased will only accept the Read Array, Read Status Register, Read Electronic Signature and Read CFI Query command, all other commands will be ignored.

For optimum performance, Bank Erase commands should be limited to a maximum of 100 Program/Erase cycles per Block. After 100 Program/ Erase cycles the internal algorithm will still operate properly but some degradation in performance may occur. Dual Operations are not supported during Bank Erase operations and the command cannot be suspended.

Typical Erase times are given in Table 14., Program/Erase Times and Endurance Cycles.

## **Double Word Program Command**

The Double Word Program command improves the programming throughput by writing a page of two adjacent words in parallel. The two words must differ only for the address A0.

Three bus write cycles are necessary to issue the Double Word Program command.

- The first bus cycle sets up the Double Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written and starts the Program/Erase Controller.

Read operations in the bank being programmed output the Status Register content after the programming has started.

During Double Word Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature and Read CFI Query command, all other commands will be ignored. Dual operations are not supported during Double Word Program operations and the command cannot be suspended. Typical Program times are given in Table 14., Program/Erase Times and Endurance Cycles.

Programming aborts if Reset goes to  $V_{\text{IL}}$ . As data integrity cannot be guaranteed when the program operation is aborted, the memory locations must be reprogrammed.

See APPENDIX C., Figure 23., Double Word Program Flowchart and Pseudo code, for the flowchart for using the Double Word Program command.

#### **Quadruple Word Program Command**

The Quadruple Word Program command improves the programming throughput by writing a page of four adjacent words in parallel. The four words must differ only for the addresses A0 and A1.

Five bus write cycles are necessary to issue the Quadruple Word Program command.

- The first bus cycle sets up the Double Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written.

- The fourth bus cycle latches the Address and the Data of the third word to be written.
- The fifth bus cycle latches the Address and the Data of the fourth word to be written and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the programming has started.

Programming aborts if Reset goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the memory locations must be reprogrammed.

During Quadruple Word Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature and Read CFI Query command, all other commands will be ignored.

Dual operations are not supported during Quadruple Word Program operations and the command cannot be suspended. Typical Program times are given in Table 14., Program/Erase Times and Endurance Cycles.

See APPENDIX C., Figure 24., Quadruple Word Program Flowchart and Pseudo Code, for the flowchart for using the Quadruple Word Program command.

#### Enhanced Factory Program Command

The Enhanced Factory Program command can be used to program large streams of data within any one block. It greatly reduces the total programming time when a large number of Words are written to a block at any one time.

Dual operations are not supported during the Enhanced Factory Program operation and the command cannot be suspended.

For optimum performance the Enhanced Factory Program commands should be limited to a maximum of 10 program/erase cycles per block. If this limit is exceeded the internal algorithm will continue to work properly but some degradation in performance is possible. Typical Program times are given in Table 14.

The Enhanced Factory Program command has four phases: the Setup Phase, the Program Phase to program the data to the memory, the Verify Phase to check that the data has been correctly programmed and reprogram if necessary and the Exit Phase. Refer to Table 7., Factory Program Commands, and Figure 30., Enhanced Factory Program Flowchart.

**Setup Phase.** The Enhanced Factory Program command requires two Bus Write operations to initiate the command.

- The first bus cycle sets up the Enhanced Factory Program command.
- The second bus cycle confirms the command.

The Status Register P/E.C. Bit SR7 should be read to check that the P/E.C. is ready. After the confirm command is issued, read operations output the Status Register data. The read Status Register command must not be issued as it will be interpreted as data to program.

**Program Phase.** The Program Phase requires n+1 cycles, where n is the number of Words (refer to Table 7., Factory Program Commands, and Figure 30., Enhanced Factory Program Flowchart).

Three successive steps are required to issue and execute the Program Phase of the command.

- Use one Bus Write operation to latch the Start Address and the first Word to be programmed. The Status Register Bank Write Status bit SR0 should be read to check that the P/E.C. is ready for the next Word.
- 2. Each subsequent Word to be programmed is latched with a new Bus Write operation. The address can either remain the Start Address, in which case the P/E.C. increments the address location or the address can be incremented in which case the P/E.C. jumps to the new address. If any address that is not in the same block as the Start Address is given with data FFFFh, the Program Phase terminates and the Verify Phase begins. The Status Register bit SR0 should be read between each Bus Write cycle to check that the P/E.C. is ready for the next Word.
- 3. Finally, after all Words have been programmed, write one Bus Write operation with data FFFFh to any address outside the block containing the Start Address, to terminate the programming phase. If the data is not FFFFh, the command is ignored.

The memory is now set to enter the Verify Phase.

Verify Phase. The Verify Phase is similar to the Program Phase in that all Words must be resent to the memory for them to be checked against the programmed data. The Program/Erase Controller checks the stream of data with the data that was programmed in the Program Phase and reprograms the memory location if necessary.

Three successive steps are required to execute the Verify Phase of the command.

- Use one Bus Write operation to latch the Start Address and the first Word, to be verified. The Status Register bit SR0 should be read to check that the Program/Erase Controller is ready for the next Word.
- 2. Each subsequent Word to be verified is latched with a new Bus Write operation. The Words must be written in the same order as in the Program Phase. The address can remain the Start Address or be incremented. If any address that is not in the same block as the

20/86

**\_\_\_** 

Start Address is given with data FFFFh, the Verify Phase terminates. Status Register bit SR0 should be read to check that the P/E.C. is ready for the next Word.

 Finally, after all Words have been verified, write one Bus Write operation with data FFFFh to any address outside the block containing the Start Address, to terminate the Verify Phase.

If the Verify Phase is successfully completed the memory remains in Read Status Register mode. If the Program/Erase Controller fails to reprogram a given location, the error will be signaled in the Status Register.

**Exit Phase.** Status Register P/E.C. bit SR7 set to '1' indicates that the device has returned to Read mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the STATUS REG-ISTER for more details.

#### Quadruple Enhanced Factory Program Command

The Quadruple Enhanced Factory Program command can be used to program one or more pages of four adjacent words in parallel. The four words must differ only for the addresses A0 and A1.

Dual operations are not supported during Quadruple Enhanced Factory Program operations and the command cannot be suspended.

The Quadruple Enhanced Factory Program command has four phases: the Setup Phase, the Load Phase where the data is loaded into the buffer, the combined Program and Verify Phase where the loaded data is programmed to the memory and then automatically checked and reprogrammed if necessary and the Exit Phase. Unlike the Enhanced Factory Program it is not necessary to resubmit the data for the Verify Phase. The Load Phase and the Program and Verify Phase can be repeated to program any number of pages within the block.

Setup Phase. The Quadruple Enhanced Factory Program command requires one Bus Write operation to initiate the load phase. After the setup command is issued, read operations output the Status Register data. The Read Status Register command must not be issued as it will be interpreted as data to program.

**Load Phase.** The Load Phase requires 4 cycles to load the data (refer to Table 7., Factory Program Commands, and Figure 31., Quadruple Enhanced Factory Program Flowchart). Once the first Word of each Page is written it is impossible to exit the Load phase until all four Words have been written.

Two successive steps are required to issue and execute the Load Phase of the Quadruple Enhanced Factory Program command.

- Use one Bus Write operation to latch the Start Address and the first Word of the first Page to be programmed. For subsequent Pages the first Word address can remain the Start Address (in which case the next Page is programmed) or can be any address in the same block. If any address with data FFFFh is given that is not in the same block as the Start Address, the device enters the Exit Phase. For the first Load Phase Status Register bit SR7 should be read after the first Word has been issued to check that the command has been accepted (bit SR7 set to '0'). This check is not required for subsequent Load Phases.
- Each subsequent Word to be programmed is latched with a new Bus Write operation. The address is only checked for the first Word of each Page as the order of the Words to be programmed is fixed.

The memory is now set to enter the Program and Verify Phase.

**Program and Verify Phase.** In the Program and Verify Phase the four Words that were loaded in the Load Phase are programmed in the memory array and then verified by the Program/Erase Controller. If any errors are found the Program/Erase Controller reprograms the location. During this phase the Status Register shows that the Program/Erase Controller is busy, Status Register bit SR7 set to '0', and that the device is not waiting for new data, Status Register bit SR0 set to '1'. When Status Register bit SR0 is set to '0' the Program and Verify phase has terminated.

Once the Verify Phase has successfully completed subsequent pages in the same block can be loaded and programmed. The device returns to the beginning of the Load Phase by issuing one Bus Write operation to latch the Address and the first of the four new Words to be programmed.

**Exit Phase.** Finally, after all the pages have been programmed, write one Bus Write operation with data FFFFh to any address outside the block containing the Start Address, to terminate the Load and Program and Verify Phases.

Status Register bit SR7 set to '1' and bit SR0 set to '0' indicate that the Quadruple Enhanced Factory Program command has terminated. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the STATUS REGISTER for more details.

If the Program and Verify Phase has successfully completed the memory returns to Read mode. If the P/E.C. fails to program and reprogram a given location, the error will be signaled in the Status Register.



		s				Bu	s Write (	Operatio	าร			
Command	Phase	Cycles	1:	st	2n	d	3r	d	Fina	l -1	Fir	nal
		0	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data
Bank Erase		2	BKA	80h	BKA	D0h						
Double Word Program <sup>(4)</sup>		3	BKA or WA1 <sup>(8)</sup>	35h	WA1	PD1	WA2	PD2				
Quadruple W Program <sup>(5)</sup>	ord	5	BKA or WA1 <sup>(8)</sup>	56h	WA1	PD1	WA2	PD2	WA3	PD3	WA4	PD4
Enhanced Factory	Setup, Program	2+ n+1	BKA or WA1 <sup>(8)</sup>	30h	BA or WA1 <sup>(9)</sup>	D0h	WA1 <sup>(2)</sup>	PD1	WAn <sup>(3)</sup>	PAn	NOT WA1 <sup>(2)</sup>	FFFFh
Program <sup>(6)</sup>	Verify, Exit	n+1	WA1 <sup>(2)</sup>	PD1	WA2 <sup>(3)</sup>	PD2	WA3 <sup>(3)</sup>	PD3	WAn <sup>(3)</sup>	PAn	NOT WA1 <sup>(2)</sup>	FFFFh
	Setup, first Load	5	BKA or WA1 <sup>(8)</sup>	75h	WA1 <sup>(2)</sup>	PD1	WA2 <sup>(7)</sup>	PD2	WA3 <sup>(7)</sup>	PD3	WA4 <sup>(7)</sup>	PD4
Quadruple	First Program & Verify		Automatic						CLC			
Enhanced Factory Program	Subsequent Loads	4	WA1i (2)	PD1i	WA2i (7)	PD2i	WA3i (7)	PD3i	2		WA4i (7)	PD4i
(5,6)	Subsequent Program & Verify						Autor	matic				
	Exit	1	NOT WA1 (2)	FFFFh	C	50	5					

## **Table 7. Factory Program Commands**

Note: 1. WA = Word Address in targeted bank, BKA = Bank Address, PD = Program Data, BA = Block Address.

2. WA1 is the Start Address. NOT WA1 is any address that is not in the same block as WA1.

Address can remain Starting Address WA1 or be incremented.
 Word Addresses 1 and 2 must be consecutive Addresses differing only for A0.
 Word Addresses 1,2,3 and 4 must be consecutive Addresses differing only for A0 and A1.

6. A Bus Read must be done between each Write cycle where the data is programmed or verified to read the Status Register and check that the memory is ready to accept the next data. n = number of Words, i = number of Pages to be programmed.

7. Address is only checked for the first Word of each Page as the order to program the Words in each page is fixed so subsequent Words in each Page can be written to any address.

8. Any address within the bank can be used.
 9. Any address within the block can be used.

Josolete

# STATUS REGISTER

The Status Register provides information on the current or previous Program or Erase operations. Issue a Read Status Register command to read the contents of the Status Register, refer to Read Status Register Command section for more details. To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to V<sub>IH</sub>. The Status Register can only be read using single asynchronous or single synchronous reads. Bus Read operations from any address within the bank, always read the Status Register during Program and Erase operations.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command. SR7 to SR1 refer to the status of the device while SR0 refers to the status of the addressed bank.

The bits in the Status Register are summarized in Table 8., Status Register Bits. Refer to Table 8. in conjunction with the following text descriptions.

**Program/Erase Controller Status Bit (SR7).** The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive in any bank. When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

During Program, Erase, operations the Program/ Erase Controller Status bit can be polled to find the end of the operation. Other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is High.

After the Program/Erase Controller completes its operation the Erase Status, Program Status, V<sub>PP</sub> Status and Block Lock Status bits should be tested for errors.

**Erase Suspend Status Bit (SR6).** The Erase Suspend Status bit indicates that an Erase operation has been suspended or is going to be sus-

pended in the addressed block. When the Erase Suspend Status bit is High (set to '1'), a Program/ Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR7 is set within the Erase Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

**Erase Status Bit (SR5).** The Erase Status bit can be used to identify if the memory has failed to verify that the block or bank has erased correctly. When the Erase Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block or bank and still failed to verify that it has erased correctly. The Erase Status bit should be read once the Program/ Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Erase Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**Program Status Bit (SR4).** The Program Status bit is used to identify a Program failure or an attempt to program a '1' to an already programmed bit when  $V_{PP} = V_{PPH}$ .

When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that it has programmed correctly.

After an attempt to program a '1' to an already programmed bit, the Program Status bit SR4 only goes High (set to '1') if  $V_{PP} = V_{PPH}$  (if  $V_{PP}$  is different from  $V_{PPH}$ , SR4 remains Low (set to '0') and the attempt is not shown).

The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Program Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

**V<sub>PP</sub> Status Bit (SR3).** The V<sub>PP</sub> Status bit can be used to identify an invalid voltage on the V<sub>PP</sub> pin during Program and Erase operations. The V<sub>PP</sub> pin is only sampled at the beginning of a Program

or Erase operation. Indeterminate results can occur if VPP becomes invalid during an operation.

When the V<sub>PP</sub> Status bit is Low (set to '0'), the voltage on the V<sub>PP</sub> pin was sampled at a valid voltage; when the V<sub>PP</sub> Status bit is High (set to '1'), the V<sub>PP</sub> pin has a voltage that is below the V<sub>PP</sub> Lockout Voltage, V<sub>PPLK</sub>, the memory is protected and Program and Erase operations cannot be performed.

Once set High, the V<sub>PP</sub> Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**Program Suspend Status Bit (SR2).** The Program Suspend Status bit indicates that a Program operation has been suspended in the addressed block. When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command. The Program Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR2 is set within the Program Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

Block Protection Status Bit (SR1). The Block Protection Status bit can be used to identify if a Program or Block Erase operation has tried to modify the contents of a locked block. When the Block Protection Status bit is High (set to '1'), a Program or Erase operation has been attempted on a locked block.

Once set High, the Block Protection Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

Bank Write/Multiple Word Program Status Bit (SR0). The Bank Write Status bit indicates whether the addressed bank is programming or erasing. In Enhanced Factory Program mode the Multiple Word Program bit shows if a Word has finished programming or verifying depending on the phase. The Bank Write Status bit should only be considered valid when the Program/Erase Controller Status SR7 is Low (set to '0').

When both the Program/Erase Controller Status bit and the Bank Write Status bit are Low (set to '0'), the addressed bank is executing a Program or Erase operation. When the Program/Erase Controller Status bit is Low (set to '0') and the Bank Write Status bit is High (set to '1'), a Program or Erase operation is being executed in a bank other than the one being addressed.

In Enhanced Factory Program mode if Multiple Word Program Status bit is Low (set to '0'), the device is ready for the next Word, if the Multiple Word Program Status bit is High (set to '1') the device is not ready for the next Word.

Note: Refer to APPENDIX C., FLOWCHARTS AND PSEUDO CODES, for using the Status Register.

Bit	Name	Туре	Logic Level	Definition		
0.07		01-1-1	'1'	Ready		
SR7	P/E.C. Status	Status	'0'	Busy		
SR6	Frees Sugnand Status	Statua	'1'	Erase Suspended		
380	Erase Suspend Status	Status	'0'	Erase In progress or Completed		
SR5	Erase Status	Error	'1'	Erase Error		
313		LIIUI	'0'	Erase Success		
SR4	Program Status	Error	'1'	Program Error		
5114	r iogram Status	LIIOI	'0'	Program Success		
SR3	V <sub>PP</sub> Status	Error	'1'	V <sub>PP</sub> Invalid, Abort		
313	VPP Status	LIIUI	'0'	V <sub>PP</sub> OK		
SR2	Program Suspend Status	Status	'1'	Program Suspended		
3RZ	Flogram Suspend Status	Sialus	'0'	Program In Progress or Completed		
SR1	Block Protection Status	Error	'1'	Program/Erase on protected Block, Abort		
<b>S</b> KT	BIOCK FIOLECTION Status	LIIUI	'0'	No operation to protected blocks		
	Bank Write Status	Status		SR7 = '1' Not Allowed		
			'1'	SR7 = '0' Program or erase operation in a bank other the addressed bank		
			'0'	SR7 = '1' No Program or erase operation in the device		
SR0			0	SR7 = '0' Program or erase operation in addressed ban		
			'1'	SR7 = '1' Not Allowed		
	Multiple Word Program Status (Enhanced	Status		SR7 = '0' the device is NOT ready for the next word		
	Factory Program mode)	Status	50'	SR7 = '1' the device is exiting from EFP		
	Factory Program mode)			SR7 = '0' the device is ready for the next Word		

## Table 8. Status Register Bits

**\_\_\_** 

# **CONFIGURATION REGISTER**

The Configuration Register is used to configure the type of bus access that the memory will perform. Refer to READ MODES section for details on read operations.

The Configuration Register is set through the Command Interface. After a Reset or Power-Up the device is configured for asynchronous page read (CR15 = 1). The Configuration Register bits are described in Table 9. They specify the selection of the burst length, burst type, burst X latency and the Read operation. Refer to Figures 6 and 7 for examples of synchronous burst configurations.

## Read Select Bit (CR15)

The Read Select bit, CR15, is used to switch between asynchronous and synchronous Bus Read operations. When the Read Select bit is set to '1', read operations are asynchronous; when the Read Select bit is set to '0', read operations are synchronous. Synchronous Burst Read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the Read Select bit is set to'1' for asynchronous access.

## X-Latency Bits (CR13-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of clock cycles between the address being latched and the first data becoming available. For correct operation the X-Latency bits can only assume the values in Table 9., Configuration Register.

The correspondence between X-Latency settings and the maximum sustainable frequency must be calculated taking into account some system parameters. Two conditions must be satisfied:

 Depending on whether t<sub>AVK\_CPU</sub> or t<sub>DELAY</sub> is supplied either one of the following two equations must be satisfied:

$$(n + 1) t_K \ge t_{ACC} - t_{AVK}CPU + t_{QVK}CPU$$

$$(n + 2) t_K \ge t_{ACC} + t_{DELAY} + t_{QVK}CPU$$

2. and also

 $t_{K} > t_{KQV} + t_{QVK}CPU$ 

where

n is the chosen X-Latency configuration code

tk is the clock period

t<sub>AVK\_CPU</sub> is clock to address valid, L Low, or E Low, whichever occurs last

 $t_{DELAY}$  is address valid,  $\overline{L}$  Low, or  $\overline{E}$  Low to clock, whichever occurs last

 $t_{\mbox{QVK}\_\mbox{CPU}}$  is the data setup time required by the system CPU,

t<sub>KQV</sub> is the clock to data valid time

t<sub>ACC</sub> is the random access time of the device.

# Refer to Figure 6., X-Latency and Data Output Configuration Example.

## Wait Polarity Bit (CR10)

In synchronous burst mode the Wait signal indicates whether the output data are valid or a WAIT state must be inserted. The Wait Polarity bit is used to set the polarity of the Wait signal. When the Wait Polarity bit is set to '0' the Wait signal is active Low. When the Wait Polarity bit is set to '1' the Wait signal is active High (default).

## Data Output Configuration Bit (CR9)

The Data Output Configuration bit determines whether the output remains valid for one or two clock cycles. When the Data Output Configuration Bit is '0' the output data is valid for one clock cycle, when the Data Output Configuration Bit is '1' the output data is valid for two clock cycles.

The Data Output Configuration depends on the condition:

 $t_{\mathsf{K}} > t_{\mathsf{K}\mathsf{Q}\mathsf{V}} + t_{\mathsf{Q}\mathsf{V}\mathsf{K}}_{\mathsf{C}\mathsf{P}\mathsf{U}}$ 

where  $t_K$  is the clock period,  $t_{QVK\_CPU}$  is the data setup time required by the system CPU and  $t_{KQV}$ is the clock to data valid time. If this condition is not satisfied, the Data Output Configuration bit should be set to '1' (two clock cycles). Refer to Figure 6., X-Latency and Data Output Configuration Example.

## Wait Configuration Bit (CR8)

In burst mode the Wait bit controls the timing of the Wait output pin, WAIT. When WAIT is asserted, Data is Not Valid and when WAIT is deasserted, Data is Valid. When the Wait bit is '0' the Wait output pin is asserted during the wait state. When the Wait bit is '1' (default) the Wait output pin is asserted one clock cycle before the wait state.

## Burst Type Bit (CR7)

The Burst Type bit is used to configure the sequence of addresses read as sequential or interleaved. When the Burst Type bit is '0' the memory outputs from interleaved addresses; when the Burst Type bit is '1' (default) the memory outputs from sequential addresses. See Table 10., Burst Type Definition, for the sequence of addresses output from a given starting address in each mode.

## Valid Clock Edge Bit (CR6)

The Valid Clock Edge bit, CR6, is used to configure the active edge of the Clock, K, during Synchronous Burst Read operations. When the Valid Clock Edge bit is '0' the falling edge of the Clock is the active edge; when the Valid Clock Edge bit is '1' the rising edge of the Clock is active.

## Wrap Burst Bit (CR3)

The burst reads can be confined inside the 4 or 8 Word boundary (wrap) or overcome the boundary



(no wrap). The Wrap Burst bit is used to select between wrap and no wrap. When the Wrap Burst bit is set to '0' the burst read wraps; when it is set to '1' the burst read does not wrap.

#### Burst length Bits (CR2-CR0)

The Burst Length bits set the number of Words to be output during a Synchronous Burst Read operation as result of a single address latch cycle. They can be set for 4 Words, 8 Words, 16 Words or continuous burst, where all the words are read sequentially.

In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode or in 4, 8, 16 Words nowrap, depending on the starting address, the device asserts the WAIT output to indicate that a delay is necessary before the data is output.

If the starting address is aligned to a 4 Word boundary no wait states are needed and the WAIT output is not asserted.

If the starting address is shifted by 1,2 or 3 positions from the four word boundary, WAIT will be asserted for 1, 2 or 3 clock cycles when the burst sequence crosses the first 16 Word boundary, to indicate that the device needs an internal delay to read the successive words in the array. WAIT will be asserted only once during a continuous burst access. See also Table 10., Burst Type Definition. **CR14, CR5** and **CR4** are reserved for future use.

Bit	Description	Value	Description
CR15	Read Select	0	Synchronous Read
CKIS	Read Select	1	Asynchronous Read (Default at power-on)
CR14	Reserved		-90.
		010	2 clock latency
		011	3 clock latency
CR13-CR11	X-Latency	100	4 clock latency
CR13-CR11	X-Latency	101	5 clock latency
		111	Reserved (default)
		Other con	figurations reserved
CR10	Wait Polarity	0	WAIT is active Low
CKIU	Walt Folanty	16	WAIT is active high (default)
CR9	Data Output	0	Data held for one clock cycle
CK9	Configuration	1	Data held for two clock cycles (default)
CR8	Wait Configuration	0	WAIT is active during wait state
CRO	Wait Configuration	1	WAIT is active one data cycle before wait state (default)
CR7	Burst Type	0	Interleaved
	Buist Type	1	Sequential (default)
CR6	Valid Clock Edge	0	Falling Clock edge
CKO	Valid Clock Edge	1	Rising Clock edge (default)
CR5-CR4	Reserved		•
CR3	Wrap Burst	0	Wrap
UNJ	wiap Duisi	1	No Wrap (default)
		001	4 Words
CR2-CR0	Rurat Longth	010	8 Words
	Burst Length	011	16 Words
		111	Continuous (CR7 must be set to '1') (default)

Table 9	. Configuration	Register
---------	-----------------	----------

<i>r</i>

27/86

## Table 10. Burst Type Definition


Sequen-tial 0-1-2-3 1-2-3-0 2-3-0-1 3-0-1-2	Inter- leaved 0-1-2-3 1-0-3-2 2-3-0-1 3-2-1-0	1-2-3-4-5-6-7-0 2-3-4-5-6-7-0-1	Interleaved 0-1-2-3-4-5- 6-7 1-0-3-2-5-4- 7-6 2-3-0-1-6-7- 4-5	Sequential 0-1-2-3-4-5-6-7-8-9- 10-11-12-13-14-15 1-2-3-4-5-6-7-8-9- 10-11-12-13-14-15- 0 2-3-4-5-6-7-8-9-10- 11-12-13-14-15-0-1	Interleaved 0-1-2-3-4-5-6-7- 8-9-10-11-12- 13-14-15 1-0-3-2-5-4-7-6- 9-8-11-10-13- 12-15-14 2-3-0-1-6-7-4-5- 10-11-8-9-14-	Continuous Burst 0-1-2-3-4-5-6. 1-2-3-4-5-6-7 15-WAIT-16-7 18 2-3-4-5-6-71
1-2-3-0 2-3-0-1	1-0-3-2 2-3-0-1	1-2-3-4-5-6-7-0 2-3-4-5-6-7-0-1	6-7 1-0-3-2-5-4- 7-6 2-3-0-1-6-7-	10-11-12-13-14-15 1-2-3-4-5-6-7-8-9- 10-11-12-13-14-15- 0 2-3-4-5-6-7-8-9-10-	8-9-10-11-12- 13-14-15 1-0-3-2-5-4-7-6- 9-8-11-10-13- 12-15-14 2-3-0-1-6-7-4-5-	1-2-3-4-5-6-7 15-WAIT-16- 18 2-3-4-5-6-71
2-3-0-1	2-3-0-1	2-3-4-5-6-7-0-1	7-6 2-3-0-1-6-7-	10-11-12-13-14-15- 0 2-3-4-5-6-7-8-9-10-	9-8-11-10-13- 12-15-14 2-3-0-1-6-7-4-5-	15-WAIT-16- 18 2-3-4-5-6-71
3-0-1-2	3-2-1-0	3-4-5-6-7-0-1-2		1	15-12-13	WAIT-WAIT-1 17-18
		5-4-5-0-7-0-1-2	3-2-1-0-7-6- 5-4	3-4-5-6-7-8-9-10-11- 12-13-14-15-0-1-2	3-2-1-0-7-6-5-4- 11-10-9-8-15- 14-13-12	3-4-5-6-715 WAIT-WAIT- WAIT-16-17-18
				•	•	16
7-4-5-6	7-6-5-4	7-0-1-2-3-4-5-6	7-6-5-4-3-2- 1-0	7-8-9-10-11-12-13- 14-15-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0- 15-14-13-12-11- 10-9-8	7-8-9-10-11-1 13-14-15-WA WAIT-WAIT-1 17
					0	
				10		12-13-14-15-1 17-18
				cole		13-14-15-WA 16-17-18
			Ó	03		14-15-WAIT WAIT-16-17-18
		10				15-WAIT-WAI WAIT-16-17-18
			eteproducite	Ó	obsolete	obsolete Plan


28/86

ð	<b>.</b>	4 Wor	ds	8 Wo	rds	16 Wor	ds	Continuous			
Mode	Start Add	Sequen-tial	Inter- leaved	Sequential	Interleaved	Sequential	Interleaved	Burst			
	0	0-1-2-3		0-1-2-3-4-5-6-7		0-1-2-3-4-5-6-7-8-9- 10-11-12-13-14-15					
	1	1-2-3-4		1-2-3-4-5-6-7-8		1-2-3-4-5-6-7-8-9- 10-11-12-13-14-15- WAIT-16					
	2	2-3-4-5		2-3-4-5-6-7-8- 9		2-3-4-5-6-7-8-9-10- 11-12-13-14-15- WAIT-WAIT-16-17					
No-wrap	3	3-4-5-6		3-4-5-6-7-8-9- 10		3-4-5-6-7-8-9-10-11- 12-13-14-15-WAIT- WAIT-WAIT- 16-17-18					
	7	7-8-9-10		7-8-9-10-11-12- 13-14		7-8-9-10-11-12-13- 14-15-WAIT-WAIT- WAIT-16-17-18-19- 20-21-22	21	Same as for W (Wrap /No Wr has no effect			
2					,	,		Continuous Bu			
	12	12-13-14-15		12-13-14-15- 16-17-18-19		12-13-14-15-16-17- 18-19-20-21-22-23- 24-25-26-27	Plo				
	13	13-14-15- WAIT-16		13-14-15- WAIT-16-17- 18-19-20		13-14-15-WAIT-16- 17-18-19-20-21-22- 23-24-25-26-27-28					
	14	14-15- WAIT- WAIT-16-17		14-15-WAIT- WAIT-16-17- 18-19-20-21		14-15-WAIT-WAIT- 16-17-18-19-20-21- 22-23-24-25-26-27- 28-29					
-	15	15-WAIT- WAIT- WAIT-16- 17-18		15-WAIT-WAIT- WAIT-16-17- 18-19-20-21-22		15-WAIT-WAIT- WAIT-16-17-18-19- 20-21-22-23-24-25- 26-27-28-29-30					




29/86









# **READ MODES**

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is Asynchronous; if the data output is synchronized with clock, the read operation is Synchronous.

The Read mode and data output format are determined by the Configuration Register. (See CON-FIGURATION REGISTER section for details). All banks supports both asynchronous and synchronous read operations. The Multiple Bank architecture allows read operations in one bank, while write operations are being executed in another (see Tables 11 and 12).

## Asynchronous Read Mode

In Asynchronous Read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, Common Flash Interface or Electronic Signature depending on the command issued. CR15 in the Configuration Register must be set to '1' for Asynchronous operations.

In Asynchronous Read mode a Page of data is internally read and stored in a Page Buffer. The Page has a size of 4 Words and is addressed by A0 and A1 address inputs. The address inputs A0 and A1 are not gated by Latch Enable in Asynchronous Read mode.

The first read operation within the Page has a longer access time ( $T_{acc}$ , Random access time), subsequent reads within the same Page have much shorter access times. If the Page changes then the normal, longer timings apply again.

Asynchronous Read operations can be performed in two different ways, Asynchronous Random Access Read and Asynchronous Page Read. Only Asynchronous Page Read takes full advantage of the internal page storage so different timings are applied.

During Asynchronous Read operations, after a bus inactivity of 150ns, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In Asynchronous Read mode, the WAIT signal is always asserted.

See Table 20., Asynchronous Read AC Characteristics, Figure 10., Asynchronous Random Access Read AC Waveforms, and Figure 11., Asynchronous Page Read AC Waveforms, for details.

#### Synchronous Burst Read Mode

In Synchronous Burst Read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI and Read Electronic Signature, Single Synchronous Read or Asynchronous Random Access Read must be used.

In Synchronous Burst Read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence is started at the first clock edge (rising or falling depending on Valid Clock Edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and after a delay of 2 to 5 clock cycles (X latency bits CR13-CR11) the corresponding data are output on each clock cycle.

The number of Words to be output during a Synchronous Burst Read operation can be configured as 4, 8, 16 Words, or Continuous (Burst Length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (Data Output Configuration bit CR9).

The order of the data output can be modified through the Burst Type and the Wrap Burst bits in the Configuration Register. The burst sequence may be configured to be sequential or interleaved (CR7). The burst reads can be confined inside the 4, 8 or 16 Word boundary (Wrap) or overcome the boundary (No Wrap). If the starting address is aligned to the Burst Length (4, 8 or 16 Words) the wrapped configuration has no impact on the output sequence. Interleaved mode is not allowed in Continuous Burst Read mode or with No Wrap sequences.

A WAIT signal may be asserted to indicate to the system that an output delay will occur. This delay will depend on the starting address of the burst sequence; the worst case delay will occur when the sequence is crossing a 16 Word boundary and the starting address was at the end of a four word boundary.

WAIT is asserted during X latency, the Wait state and at the end of 4-, 8- or 16-Word burst. It is only deasserted when output data are valid. In Continuous Burst Read mode a Wait state will occur when crossing the first 16 Word boundary. If the burst starting address is aligned to a 4 Word Page, the Wait state will not occur.

The WAIT signal can be configured to be active Low or active High (default) by setting CR10 in the Configuration Register. The WAIT signal is meaningful only in Synchronous Burst Read mode, in



other modes, WAIT is always asserted (except for Read Array mode).

See Table 21., Synchronous Read AC Characteristics, and Figure 12., Synchronous Burst Read AC Waveforms, for details.

Synchronous Burst Read Suspend. A Svnchronous Burst Read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output) in which case the initial latency time can be reduced to zero, or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A Synchronous Burst Read operation is suspended when E is low and the current address has single sy a details obsolete Product(s) been latched (on a Latch Enable rising edge or on

WAIT being gated by  $\overline{E}$  remains <u>a</u>ctive and will not revert to high-impedance when G goes high. So if two or more devices are connected to the system's READY signal, to prevent bus contention the WAIT signal of the Flash memory should not be directly connected to the system's READY signal.

See Table 21., Synchronous Read AC Characteristics and Figure 14., Synchronous Burst Read Suspend AC Waveforms, for details.

#### Single Synchronous Read Mode

Single Synchronous Read operations are similar to Synchronous Burst Read operations except that only the first data output after the X latency is valid. Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status or Protection Register. When the addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode, the WAIT signal is alwavs asserted.

See Table 21., Synchronous Read AC Characteristics and Figure 13., Single Synchronous Read

## DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE

The Multiple Bank Architecture of the M58WR032FT/B provides flexibility for software developers by allowing code and data to be split with 4Mbit granularity. The Dual Operations feature simplifies the software management of the device and allows code to be executed from one bank while another bank is being programmed or erased.

The Dual operations feature means that while programming or erasing in one bank, Read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in Program or Erase mode). If a Read operation is required in a bank which is programming or erasing, the Program or Erase operation can be suspended. Also if the suspended operation was Erase then a Program command can be issued to another block, so the device can have one block in Erase Suspend mode, one programming and other banks in Read mode. Bus Read operations are allowed in another bank between setup and confirm cycles of program or erase operations. The combination of these features means that read operations are possible at any moment.

Tables 11 and 12 show the dual operations possible in other banks and in the same bank. For a complete list of possible commands refer to AP-PENDIX D., COMMAND INTERFACE STATE TA-BLES.

			Comm	nands allowe	d in anothe	r bank		6
Status of bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Programming	Yes	Yes	Yes	Yes	-	21	Yes	-
Erasing	Yes	Yes	Yes	Yes	*0	-	Yes	-
Program Suspended	Yes	Yes	Yes	Yes		-	-	Yes
Erase Suspended	Yes	Yes	Yes	Yes	Yes	-	_	Yes

Table 11. Dual Operations Allowed In Other Banks

## Table 12. Dual Operations Allowed In Same Bank

		1	Comr	nands allow	ed in same	bank		
Status of bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Programming	_(2)	Yes	Yes	Yes	-	-	Yes	-
Erasing	_(2)	Yes	Yes	Yes	-	-	Yes	-
Program Suspended	Yes <sup>(1)</sup>	Yes	Yes	Yes	-	-	-	Yes
Erase Suspended	Yes <sup>(1)</sup>	Yes	Yes	Yes	Yes <sup>(1)</sup>	-	-	Yes

Note: 1. Not allowed in the Block or Word that is being erased or programmed.

2. The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.



# BLOCK LOCKING

The M58WR032FT/B features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock this first level allows softwareonly control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V<sub>PP</sub> ≤ V<sub>PPLK</sub> the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Lock-Down. Table 13.<u>de</u>fines all of the possible protection states (WP, DQ1, DQ0), and APPENDIX C., Figure 28., shows a flowchart for the locking operations.

## Reading a Block's Lock Status

The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode write 90h to the device. Subsequent reads at the address specified in Table 6., will output the protection status of that block. The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. It is also automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. It cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

## Locked State

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from any program or erase. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Lock-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

## Unlocked State

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A locked block can be unlocked by issuing the Unlock command.

#### Lock-Down State

Blocks that are Locked-Down (state (0,1,x))are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the WP input pin. When WP=0 ( $V_{IL}$ ), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes. When WP=1 (VIH) the Lock-Down function is disabled (1,1,x) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed. These blocks can then be re-locked (1,1,1) and unlocked (1,1,0) as desired while WP remains high. When WP is Low, blocks that were previously Locked-Down return to the Lock-Down state (0,1,x) regardless of any changes made while WP was high. Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

## Locking Operations During Erase Suspend

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the status register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete. Locking operations cannot be performed during a program suspend. Refer to APPENDIX D., COM-MAND INTERFACE STATE TABLES, for detailed information on which commands are valid during erase suspend.



Q1, DQ0)		Next <u>Pro</u> tect (WP, DQ	ion Status <sup>(1)</sup> 1, DQ0)	<b>.</b> .					
Program/Erase Allowed	After Block Lock Command	After Block Unlock Command	After Block Lock-Down Command	After WP transition					
yes	1,0,1	1,0,0	1,1,1	0,0,0					
no	1,0,1	1,0,0	1,1,1	0,0,1					
yes	1,1,1	1,1,0	1,1,1	0,1,1					
no	1,1,1	1,1,0	1,1,1	0,1,1					
yes	0,0,1	0,0,0	0,1,1	1,0,0					
no	0,0,1	0,0,0	0,1,1	1,0,1					
no	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0					
		d A0 = VIL. on is 001 or 101 accordin vious DQ0 value, giving							
	4(5)								
	Gr								
Produ	<u>C</u>								
38	rodu	roducit	roducia	roduct(s) obse					

#### Table 13. Lock Status



# **PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES**

The Program and Erase times and the number of Program/ Erase cycles per block are shown in Table 14. Exact erase times may change depending on the memory array condition. The best case is when all the bits in the block or bank are at '0' (preprogrammed). The worst case is when all the bits in the block or bank are at '1' (not preprogrammed). Usually, the system overhead is negligible with respect to the erase time.

In the M58WR032FT/B the maximum number of Program/ Erase cycles depends on the  $V_{\text{PP}}$  voltage supply used.

	Paramet	ter	Condition	Min	Тур	Typical after 100k W/E Cycles	Max	Unit
		Parameter Block	(4 KWord) <sup>(2)</sup>		0.3	1	2.5	S
	Erase	Main Block (32	Preprogrammed		0.8	3	4	s
		KWord)	Not Preprogrammed		1.1		2.5 4 4 100 10 20	s
		Bank (4Mbit)	Preprogrammed		3		10	S
		Ballk (4101011)	Not Preprogrammed		4.5		17-	s
= V <sub>DD</sub>		Word			10	10	100	μs
Vpp =	Program <sup>(3)</sup>	Parameter Block	(4 KWord)		32	10		ms
_		Main Block (32 K	Word)		256			ms
	Suspend Latency	Program			5		10	μs
	Suspend Latency	Erase		76	5		20	μs
	Program/Erase	Main Blocks		100,000				cycles
	Cycles (per Block)	Parameter Blocks		100,000				cycles

## Table 14. Program/Erase Times and Endurance Cycles

obsolete Product(s) /

36/86

	Parame	ter	Condition	Min	Тур	Typical after 100k W/E Cycles	Max	Unit
		Parameter Block	(4 KWord)		0.25		2.5	S
	Erase	Main Block (32 K)	Word)		0.8		4	s
		Bank (4Mbit)			3.5			s
		Word/ Double Wo	ord/ Quadruple Word <sup>(4)</sup>		8		100	μs
			Quad-Enhanced Factory		10			ms
		Parameter Block	Enhanced Factory		25			ms
		(4 KWord)	Quadruple Word <sup>(4)</sup>		8			ms
νррн			Word		32			ms
Vpp = V			Quad-Enhanced Factory		80			ms
_		Main Block (32	Enhanced Factory		200		× 0	ms
		KWord)	Quadruple Word <sup>(4)</sup>		64		3	ms
			Word		256	00		ms
		Bank (4Mbit)	Quad-Enhanced Factory <sup>(4)</sup>		520			ms
		. ,	Quadruple Word <sup>(4)</sup>		510			ms
	Program/Erase	Main Blocks		-016			1000	cycles
	Cycles (per Block)	Parameter Blocks		5			2500	cycles

Note: 1. T<sub>A</sub>= -40 to 85°C; V<sub>DD</sub> = 1.7V to 2V; V<sub>DDQ</sub> = 1.7V to 2.24V. 2. The difference between Preprogrammed and not preprogrammed is not significant (<30ms).

3. Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution). 4. Measurements performed at 25°C.  $T_A = 25°C \pm 5°C$  for Quadruple Word, Double Word and Quadruple Enhanced Factory Program. obsolete Product

# MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Va	lue	Unit	
Symbol	Farameter	Min	Мах	onin	
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C	
T <sub>BIAS</sub>	Temperature Under Bias	-40	125	°C	
T <sub>STG</sub>	Storage Temperature	-65	155	°C	
T <sub>LEAD</sub>	Lead Temperature During Soldering		(1)	°C	
V <sub>IO</sub>	Input or Output Voltage	-0.5	V <sub>DDQ</sub> +0.6	SV	
V <sub>DD</sub>	Supply Voltage	-0.2	2.45	v	
V <sub>DDQ</sub>	Input/Output Supply Voltage	-0.2	2.45	V	
VPP	Program Voltage	-0.2	014	V	
Ι <sub>Ο</sub>	Output Short Circuit Current		100	mA	
t <sub>VPPH</sub>	Time for V <sub>PP</sub> at V <sub>PPH</sub>	1010	100	hours	

### Table 15. Absolute Maximum Ratings

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK ® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.


38/86

# **DC AND AC PARAMETERS**


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 16., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

	I	M58WR03	82FT, M58	WR032FE	3						
6	60	70		80							
Min	Max	Min	Max	Min	Max	Units					
1.7	2	1.7	2	1.7	2	V					
1.7	2.24	1.7	2.24	1.7	2.24	V					
11.4	12.6	11.4	12.6	11.4	12.6	V					
-0.4	V <sub>DDQ</sub> +0.4	-0.4	V <sub>DDQ</sub> +0.4	-0.4	V <sub>DDQ</sub> +0.4	SY					
- 40	85	- 40	85	- 40	85	°C					
3	80	3	80		80	pF					
	5		5	0	5	ns					
0 to	V <sub>DDQ</sub>	0 to	V <sub>DDQ</sub>	0 to V <sub>DDQ</sub>		V					
V <sub>DI</sub>	<sub>DQ</sub> /2	VDI	DQ/2	V <sub>DI</sub>	<sub>DQ</sub> /2	V					
	Min 1.7 1.7 11.4 -0.4 -40 3 0 to	60           Min         Max           1.7         2           1.7         2.24           11.4         12.6           -0.4         VDDQ +0.4           -40         85           30	$60$ 7           Min         Max         Min           1.7         2         1.7           1.7         2.24         1.7           1.7         2.24         1.7           11.4         12.6         11.4           -0.4 $V_{DDQ}$ +0.4         -0.4           -40         85         -40           30         3         3           0         5         0	60         70           Min         Max         Min         Max           1.7         2         1.7         2           1.7         2.24         1.7         2.24           11.4         12.6         11.4         12.6           -0.4 $V_{DDQ}_{+0.4}$ -0.4 $V_{DDQ}_{+0.4}$ -40         85         -40         85           30         30         30	60         70         8           Min         Max         Min         Max         Min           1.7         2         1.7         2         1.7           1.7         2.24         1.7         2.24         1.7           11.4         12.6         11.4         12.6         11.4           -0.4 $V_{DDQ}$ -0.4 $V_{DDQ}$ -0.4           -40         85         -40         85         -40           30         30         30         30         30	Min         Max         Min         Max         Min         Max $1.7$ $2$ $1.7$ $2$ $1.7$ $2$ $1.7$ $2$ $1.7$ $2$ $1.7$ $2$ $1.7$ $2.24$ $1.7$ $2.24$ $1.7$ $2.24$ $11.4$ $12.6$ $11.4$ $12.6$ $11.4$ $12.6$ $-0.4$ $\frac{V_{DDQ}}{+0.4}$ $-0.4$ $\frac{V_{DDQ}}{+0.4}$ $-0.4$ $\frac{V_{DDQ}}{+0.4}$ $-40$ $85$ $-40$ $85$ $-40$ $85$ $30$ $30$ $30$ $30$ $30$ $5$ $5$ $5$ $5$ $0$ to $V_{DDQ}$ $0$ to $V_{DDQ}$ $0$ to $V_{DDQ}$					

### Figure 8. AC Measurement I/O Waveform



### Figure 9. AC Measurement Load Circuit



### Table 17. Capacitance

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

Note: Sampled only, not 100% tested.

39/86

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{DDQ}$			±1	μA
I <sub>LO</sub>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{DDQ}$			±1	μA
	Supply Current Asynchronous Read (f=6MHz)	$\overline{E}=V_{IL},\overline{G}=V_{IH}$		3	6	mA
		4 Word		7	16	mA
	Supply Current	8 Word		10	18	mA
	Synchronous Read (f=54MHz)	16 Word		12	22	mA
I <sub>DD1</sub>		Continuous		13	25	mA
		4 Word		8	17	mA
	Supply Current	8 Word		11	20	mA
	Synchronous Read (f=66MHz)	16 Word		14	25	mA
		Continuous		16	30	mA
I <sub>DD2</sub>	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$		10	50	μA
I <sub>DD3</sub>	Supply Current (Standby)	$\overline{E} = V_{DD} \pm 0.2V$		10	50	μA
I <sub>DD4</sub>	Supply Current (Automatic Standby)	$\overline{E} = V_{IL}, \ \overline{G} = V_{IH}$		10	50	μA
	Supply Current (Program)	$V_{PP} = V_{PPH}$		8	15	mA
I <sub>DD5</sub> <sup>(1)</sup>	Supply Current (Frogram)	$V_{PP} = V_{DD}$		10	20	mA
IDD5	Supply Current (Frees)	$V_{PP} = V_{PPH}$	XO	8	15	mA
	Supply Current (Erase)	$V_{PP} = V_{DD}$	5	10	20	mA
. (1.2)	Supply Current	Program/Erase in one Bank, Asynchronous Read in another Bank		13	26	mA
I <sub>DD6</sub> <sup>(1,2)</sup>	(Dual Operations)	Program/Erase in one Bank, Synchronous Read in another Bank		23	45	mA
I <sub>DD7</sub> <sup>(1)</sup>	Supply Current Program/ Erase Suspended (Standby)	$\overline{E} = V_{DD} \pm 0.2V$		10	50	μA
	V <sub>PP</sub> Supply Current (Program)	$V_{PP} = V_{PPH}$		2	5	mA
ı (1)	vpp Supply Sulten (Flograff)	$V_{PP} = V_{DD}$		0.2	5	μA
I <sub>PP1</sub> <sup>(1)</sup>	V Supply Current (Eroco)	$V_{PP} = V_{PPH}$		2	5	mA
	V <sub>PP</sub> Supply Current (Erase)	$V_{PP} = V_{DD}$		0.2	5	μA
IPP2	V <sub>PP</sub> Supply Current (Read)	$V_{PP} \leq V_{DD}$		0.2	5	μA
IPP3 <sup>(1)</sup>	VPP Supply Current (Standby)	$V_{PP} \leq V_{DD}$		0.2	5	μA

### Table 18. DC Characteristics - Currents

Note: 1. Sampled only, not 100% tested. 2. V<sub>DD</sub> Dual Operation current is the sum of read and program or erase currents.

Symbol	Parameter	Test Condition	Min	Тур	Max	Uni
VIL	Input Low Voltage		-0.5		0.4	V
VIH	Input High Voltage		V <sub>DDQ</sub> -0.4		V <sub>DDQ</sub> + 0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.1	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = −100μA	V <sub>DDQ</sub> -0.1			V
$V_{PP1}$	V <sub>PP</sub> Program Voltage-Logic	Program, Erase	1.1	1.8	3.3	V
V <sub>PPH</sub>	V <sub>PP</sub> Program Voltage Factory	Program, Erase	11.4	12	12.6	V
V <sub>PPLK</sub>	Program or Erase Lockout				0.4	V
V <sub>LKO</sub>	V <sub>DD</sub> Lock Voltage		1			V
V <sub>RPH</sub>	RP pin Extended High Voltage				3.3	V
		G	oleteP	0101		
		(5) 005	oleteP			
	RP pin Extended High Voltage	(5)-005	oleteP			

### Table 19. DC Characteristics - Voltages






Figure 10. Asynchronous Random Access Read AC Waveforms





Figure 11. Asynchronous Page Read AC Waveforms

	Symbol	Alt	Parameter		M58	WR032	T/B	Unit
	Symbol	Alt	Farameter		60	70	80	Unit
	t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	Min	60	70	80	ns
	t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid (Random)	Max	60	70	80	ns
	t <sub>AVQV1</sub>	<b>t</b> PAGE	Address Valid to Output Valid (Page)	Max	20	20	25	ns
	t <sub>AXQX</sub> <sup>(1)</sup>	t <sub>OH</sub>	Address Transition to Output Transition	Min	0	0	0	ns
	tELTV		Chip Enable Low to Wait Valid	Max	11	14	14	ns
S	t <sub>ELQV</sub> <sup>(2)</sup>	t <sub>CE</sub>	Chip Enable Low to Output Valid	Max	60	70	80	ns
Read Timings	t <sub>ELQX</sub> <sup>(1)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	Min	0	0	0	ns
d Tir	t <sub>EHTZ</sub>		Chip Enable High to Wait Hi-Z	Max	14	17	17	ns
Rea	t <sub>EHQX</sub> <sup>(1)</sup>	t <sub>OH</sub>	Chip Enable High to Output Transition	Min	0	0	0	ns
	t <sub>EHQZ</sub> <sup>(1)</sup>	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	Max	14	17	17	ns
	t <sub>GLQV</sub> <sup>(2)</sup>	t <sub>OE</sub>	Output Enable Low to Output Valid	Max	20	20	25	ns
	t <sub>GLQX</sub> <sup>(1)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	Min	0	0	$\mathbf{O}_{0}$	ns
	t <sub>GHQX</sub> <sup>(1)</sup>	tон	Output Enable High to Output Transition	Min	0	0	0	ns
	t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	Max	14	14	14	ns
	t <sub>AVLH</sub>	t <sub>AVADVH</sub>	Address Valid to Latch Enable High	Min	7	9	9	ns
gs	tELLH	t <sub>ELADVH</sub>	Chip Enable Low to Latch Enable High	Min	10	10	10	ns
īmin	t <sub>LHAX</sub>	t <sub>ADVHAX</sub>	Latch Enable High to Address Transition	Min	7	9	9	ns
Latch Timings	tlllh	t <sub>ADVLADVH</sub>	Latch Enable Pulse Width	Min	7	9	9	ns
Lat	t <sub>LLQV</sub>	t <sub>ADVLQV</sub>	Latch Enable Low to Output Valid (Random)	Max	60	70	80	ns
	tLHGL	t <sub>ADVHGL</sub>	Latch Enable High to Output Enable Low	Min	0	0	0	ns

### Table 20. Asynchronous Read AC Characteristics

Note: 1. Sampled only, not 100% tested.
2. G may be delayed by up to t<sub>ELOV</sub> - t<sub>GLOV</sub> after the falling edge of E without increasing t<sub>ELQV</sub>. obsolete Produ

44/86



M58WR032FT, M58WR032FB




Figure 13. Single Synchronous Read AC Waveforms





Figure 14. Synchronous Burst Read Suspend AC Waveforms


## Figure 15. Clock input AC Waveform



			<b>_</b>		M58	BWR032F	т/в	
:	Symbol	Alt	Parameter		60	70	80	Unit
	t <sub>AVKH</sub>	<b>t</b> AVCLKH	Address Valid to Clock High	Min	7	9	9	ns
	t <sub>ELKH</sub>	<b>t</b> ELCLKH	Chip Enable Low to Clock High	Min	7	9	9	ns
St	t <sub>ELTV</sub>		Chip Enable Low to Wait Valid	Max	11	14	14	ns
Read Timings	t <sub>EHEL</sub>		Chip Enable Pulse Width (subsequent synchronous reads)	Min	14	14	14	ns
	t <sub>EHTZ</sub>		Chip Enable High to Wait Hi-Z	Max	11	14	14	ns
snouc	t <sub>KHAX</sub>	<b>t</b> CLKHAX	Clock High to Address Transition	Min	7	9	9	ns
Synchronous	<sup>t</sup> кнqv tкнтv	tCLKHQV	Clock High to Output Valid Clock High to WAIT Valid	Max	11	14	14	ns
	<sup>t</sup> кнqx tкнтх	tclkhqx	Clock High to Output Transition Clock High to WAIT Transition	Min	3	4	4	ns
	tLLKH	<sup>t</sup> ADVLCLKH	Latch Enable Low to Clock High	Min	7	9	9	ns
S	50.	tour	Clock Period (f=54MHz)	Min		18.5	18.5	ns
catior	<sup>t</sup> кнкн	t <sub>CLK</sub>	Clock Period (f=66MHz)	Min	15			ns
k Specifications	tкнкг tкгкн		Clock High to Clock Low Clock Low to Clock High	Min	3.5	4.5	4.5	ns
Clock	t <sub>f</sub> tr		Clock Fall or Rise Time	Max	3	3	3	ns

Table 21 S	which rohous	Read AC	Characteristics
	yncin onous	Neau AO	Onaracteristics

Note: 1. Sampled only, not 100% tested. 2. For other timings please refer to Table 20., Asynchronous Read AC Characteristics.



	Symbol	pol Alt Parameter			M58	BWR032F	T/B	Unit
3	утрої	Alt	Parameter		60	70	80	Uni
	t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	60	70	80	ns
	t <sub>AVLH</sub>		Address Valid to Latch Enable High	Min	7	9	9	ns
	t <sub>AVWH</sub> <sup>(3)</sup>		Address Valid to Write Enable High	Min	40	45	50	ns
	t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	Min	40	45	50	ns
	tellh		Chip Enable Low to Latch Enable High	Min	10	10	10	ns
	tELWL	tcs	Chip Enable Low to Write Enable Low	Min	0	0	0	ns
	t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	60	70	80	ns
ings	t <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min	7	9	9	ns
Tim	tGHWL		Output Enable High to Write Enable Low	Min	14	17	17	ns
olled	t <sub>LHAX</sub>		Latch Enable High to Address Transition	Min	7	9	9 C	ns
Contr	tlllh		Latch Enable Pulse Width	Min	7	9	9	ns
ble C	t <sub>WHAV</sub> (3)		Write Enable High to Address Valid	Min	0	0	0	ns
Write Enable Controlled Timings	t <sub>WHAX</sub> (3)	t <sub>AH</sub>	Write Enable High to Address Transition	Min	0	0	0	ns
Write	t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	Min	0	0	0	ns
	twhen	t <sub>CH</sub>	Write Enable High to Chip Enable High	Min	0	0	0	ns
	t <sub>WHEL</sub> <sup>(2)</sup>		Write Enable High to Chip Enable Low	Min	20	25	25	ns
	twhgl		Write Enable High to Output Enable Low	Min	0	0	0	ns
	tWHLL		Write Enable High to Latch Enable Low	Min	0	0	0	ns
	twhwL	t <sub>WPH</sub>	Write Enable High to Write Enable Low	Min	20	25	25	ns
	twhqv		Write Enable High to Output Valid	Min	80	95	105	ns
	twLwH	t <sub>WP</sub>	Write Enable Low to Write Enable High	Min	40	45	50	ns
	t <sub>QVVPL</sub>		Output (Status Register) Valid to V <sub>PP</sub> Low	Min	0	0	0	ns
Protection Timings	t <sub>QVWPL</sub>	R	Output (Status Register) Valid to Write Protect Low	Min	0	0	0	ns
n Ti	tvpнwн	tvps	V <sub>PP</sub> High to Write Enable High	Min	200	200	200	ns
tectic	twhvpl		Write Enable High to V <sub>PP</sub> Low	Min	200	200	200	ns
Pro	twhwpl		Write Enable High to Write Protect Low	Min	200	200	200	ns
*	twphwh		Write Protect High to Write Enable High	Min	200	200	200	ns

### Table 22. Write AC Characteristics. Write Enable Controlled

Note: 1. Sampled only, not 100% tested.

 twylet, has the values shown when reading in the targeted bank. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing a command. If it is a Read Array operation in a different bank t<sub>WHEL</sub> is Ons.
3. Meaningful only if L is always kept low.




Figure 17. Write AC Waveforms, Chip Enable Controlled


	wmbol	Alt	Parameter		M58WR032FT/B 60 70 80			Unit
3	ymbol	Alt	Parameter					Unit
	t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	60	70	80	ns
	t <sub>AVEH</sub>		Address Valid to Chip Enable High	Min	40	45	50	ns
	t <sub>AVLH</sub>		Address Valid to Latch Enable High	Min	7	9	9	ns
	t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	Min	40	45	50	ns
	t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	Min	0	0	0	ns
	t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	Min	0	0	0	ns
ings	t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	Min	20	25	25	ns
Chip Enable Controlled Timings	tEHGL		Chip Enable High to Output Enable Low	Min	0	0	0	ns
olled	t <sub>EHWH</sub>	t <sub>CH</sub>	Chip Enable High to Write Enable High	Min	0	0	0	ns
ontro	t <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min	7	9	9	ns
ole C	teleh	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	Min	40	45	50	ns
Enal	tellh		Chip Enable Low to Latch Enable High	Min	10	10	10	ns
Chip	t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	60	70	80	ns
U	t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	Min	14	17	17	ns
	t <sub>LHAX</sub>		Latch Enable High to Address Transition	Min	7	9	9	ns
	tLLLH		Latch Enable Pulse Width	Min	7	9	9	ns
	t <sub>WHEL</sub> <sup>(2)</sup>		Write Enable High to Chip Enable Low	Min	20	25	25	ns
	twHQV		Write Enable High to Output Valid	Min	80	95	105	ns
	twLEL	tcs	Write Enable Low to Chip Enable Low	Min	0	0	0	ns
	t <sub>EHVPL</sub>		Chip Enable High to VPP Low	Min	200	200	200	ns
sbu	t <sub>EHWPL</sub>		Chip Enable High to Write Protect Low	Min	200	200	200	ns
Timir	t <sub>QVVPL</sub>		Output (Status Register) Valid to VPP Low	Min	0	0	0	ns
Protection Timings	t <sub>QVWPL</sub>	2	Output (Status Register) Valid to Write Protect Low	Min	0	0	0	ns
Proj	t <sub>VPHEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	Min	200	200	200	ns
	tWPHEH		Write Protect High to Chip Enable High	Min	200	200	200	ns

### Table 23. Write AC Characteristics, Chip Enable Controlled

Note: 1. Sampled only, not 100% tested.

t<sub>WHEL</sub> has the values shown when reading in the targeted bank. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing a command. If it is a Read Array operation in a different bank t<sub>WHEL</sub> is 0ns.






Symbol	Parameter	Test Condition			70	80	Unit
tPLWL	Reset Low to	During Program	Min	10	10	10	μs
tPLEL tPLGL	Write Enable Low, Chip Enable Low,	During Erase	Min	20	20	20	μs
tPLGL	Output Enable Low, Latch Enable Low	Other Conditions	Min	80	80	80	ns
<sup>t</sup> PHWL <sup>t</sup> PHEL <sup>t</sup> PHGL tPHLL	Reset High to Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low	sole	Min	30	30	30	ns
t <sub>PLPH</sub> <sup>(1,2)</sup>	RP Pulse Width	002	Min	50	50	50	ns
t <sub>VDHPH</sub> <sup>(3)</sup>	Supply Voltages High to Reset High		Min	50	50	50	μs

Note: 1. The device Reset is possible but not guaranteed if t<sub>PLPH</sub> < 50ns.</li>
2. Sampled only, not 100% tested.
3. It is important to assert RP in order to allow proper CPU initialization during Power-Up or Reset. obsolete Prol



# PACKAGE MECHANICAL





Symbol	millimeters			inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А		200	1.000			0.0394	
A1		0.200			0.0079		
A2	0.660			0.0260			
b	0.350	0.300	0.400	0.0138	0.0118	0.0157	
D	7.700	7.600	7.800	0.3031	0.2992	0.3071	
D1	5.250	_	-	0.2067	-	-	
ddd			0.080			0.0031	
е	0.750	_	-	0.0295	-	-	
E	9.000	8.900	9.100	0.3543	0.3504	0.3583	
E1	4.500	_	-	0.1772	-	-	
FD	1.225	-	-	0.0482	-	-	
FE	2.250	_	_	0.0886	_	_	
SD	0.375	_	-	0.0148	-	-	

54/86




Figure 20. VFBGA56 Daisy Chain - Package Connections (Top view through package)




Figure 21. VFBGA56 Daisy Chain - PCB Connection Proposal (Top view through package)

56/86

# PART NUMBERING

## Table 26. Ordering Information Scheme

Example:	M58WR032FT	70 ZB 6 T
Device Type M58		
Architecture W = Multiple Bank, Burst Mode		
$\frac{\text{Operating Voltage}}{\text{R} = \text{V}_{\text{DD}} = 1.7\text{V to 2V}, \text{V}_{\text{DDQ}} = 1.7\text{V to 2.24V}}$		
Device Function 032FT = 32 Mbit, Top Boot		
032FB = 32 Mbit, Bottom Boot		16
Speed		ductisi
60 = 60ns		
70 = 70ns		
80 = 80ns		
Package		
	0.75 mm nitch	
ZB = VFBGA56: 7.7 x 9mm, 8x7 active ball array	, 0.75 mm pitch	×6
Temperature Range		
$6 = -40$ to $85^{\circ}$ C		
	-5	
Option	<u>N</u>	
Blank = Standard Packing		
T = Tape & Reel Packing		
E = Lead-Free and RoHS Package, Standard Packing		
F = Lead-Free and RoHS Package, Tape & Reel Pack	ling	
Table 27. Daisy Chain Ordering Scheme		
Example:	M58WR032F	-ZB T
Device Type		
Daisy Chain ZB = VFBGA56: 7.7 x 9mm, 8x7 active ball array.	0.75 mm nitch	
$ZD = VFBGA30. 1.1 \times 911111, 0X1 active ball alrays$	, 0.75 mm pitch	
Option		
Blank = Standard Packing		
T = Tape & Reel Packing		
E = Lead-Free and RoHS Package, Standard Packing	1	
F = Lead-Free and RoHS Package, Tape & Reel Pack		
Devices are shipped from the factory with the m tions (Speed, Package, etc.) or for further inform Sales Office nearest to you.	emory content bits	erased to '1'. For a list of available op- t of this device, please contact the ST

**A7/** 

# APPENDIX A. BLOCK ADDRESS TABLES

Table 28. Top Boot Block A	ddresses,
M58WR032FT	

Bank	#	Size (KWord)	Address Range
	0	4	1FF000-1FFFFF
	1	4	1FE000-1FEFFF
	2	4	1FD000-1FDFFF
	3	4	1FC000-1FCFFF
	4	4	1FB000-1FBFFF
nk	5	4	1FA000-1FAFFF
Parameter Bank	6	4	1F9000-1F9FFF
etei	7	4	1F8000-1F8FFF
ram	8	32	1F0000-1F7FFF
Pai	9	32	1E8000-1EFFFF
	10	32	1E0000-1E7FFF
	11	32	1D8000-1DFFFF
	12	32	1D0000-1D7FFF
	13	32	1C8000-1CFFFF
	14	32	1C0000-1C7FFF
	15	32	1B8000-1BFFFF
	16	32	1B0000-1B7FFF
	17	32	1A8000-1AFFFF
k 1	18	32	1A0000-1A7FFF
Bank 1	19	32	198000-19FFFF
	20	32	190000-197FFF
	21	32	188000-18FFFF
	22	32	180000-187FFF
	23	32	178000-17FFFF
	24	32	170000-177FFF
	25	32	168000-16FFFF
Bank 2	26	32	160000-167FFF
Ban	27	32	158000-15FFFF
	28	32	150000-157FFF
	29	32	148000-14FFFF
	30	32	140000-147FFF
3	31	32	138000-13FFFF
Y I	32	32	130000-137FFF
7	33	32	128000-12FFFF
Bank 3	34	32	120000-127FFF
Bar	35	32	118000-11FFFF
_	36	32	110000-117FFF
	37	32	108000-10FFFF
	38	32	100000-107FFF

	-		
	39	32	0F8000-0FFFFF
	40	32	0F0000-0F7FFF
	41	32	0E8000-0EFFFF
Bank 4	42	32	0E0000-0E7FFF
Ban	43	32	0D8000-0DFFFF
	44	32	0D0000-0D7FFF
	45	32	0C8000-0CFFFF
	46	32	0C0000-0C7FFF
	47	32	0B8000-0BFFFF
	48	32	0B0000-0B7FFF
	49	32	0A8000-0AFFFF
Bank 5	50	32	0A0000-0A7FFF
Ban	51	32	098000-09FFFF
	52	32	090000-097FFF
	53	32	088000-08FFFF
	54	32	080000-087FFF
	55	32	078000-07FFFF
	56	32	070000-077FFF
	57	32	068000-06FFFF
Bank 6	58	32	060000-067FFF
Ban	59	32	058000-05FFFF
	60	32	050000-057FFF
5	61	32	048000-04FFFF
$\mathbf{Q}^{-}$	62	32	040000-047FFF
	63	32	038000-03FFFF
	64	32	030000-037FFF
	65	32	028000-02FFFF
k 7	66	32	020000-027FFF
Bank 7	67	32	018000-01FFFF
	68	32	010000-017FFF
	69	32	008000-00FFFF
	70	32	000000-007FFF
Noto: Th	oro oro	two Poply Pog	ions: Bank Region 1 contains all the

Note: There are two Bank Regions: Bank Region 1 contains all the banks that are made up of main blocks only; Bank Region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

58/86

Bank	#	Size (KWord)	Address Range
	70	32	1F8000-1FFFFF
	69	32	1F0000-1F7FFF
	68	32	1E8000-1EFFFF
lk 7	67	32	1E0000-1E7FFF
Bank 7	66	32	1D8000-1DFFFF
	65	32	1D0000-1D7FFF
	64	32	1C8000-1CFFFF
	63	32	1C0000-1C7FFF
	62	32	1B8000-1BFFFF
	61	32	1B0000-1B7FFF
	60	32	1A8000-1AFFFF
Bank 6	59	32	1A0000-1A7FFF
Ban	58	32	198000-19FFFF
	57	32	190000-197FFF
	56	32	188000-18FFFF
	55	32	180000-187FFF
	54	32	178000-17FFFF
	53	32	170000-177FFF
	52	32	168000-16FFFF
Bank 5	51	32	160000-167FFF
Ban	50	32	158000-15FFFF
_	49	32	150000-157FFF
	48	32	148000-14FFFF
	47	32	140000-147FFF
	46	32	138000-13FFFF
	45	32	130000-137FFF
	44	32	128000-12FFFF
k 4	43	32	120000-127FFF
Bank 4	42	32	118000-11FFFF
_	41	32	110000-117FFF
	40	32	108000-10FFFF
	39	32	100000-107FFF
	38	32	0F8000-0FFFFF
3	37	32	0F0000-0F7FFF
Y	36	32	0E8000-0EFFFF
к 3	35	32	0E0000-0E7FFF
Bank 3	34	32	0D8000-0DFFFF
	33	32	0D0000-0D7FFF
	32	32	0C8000-0CFFFF
	31	32	0C0000-0C7FFF

Table 29. Bottom Boot Blo	ock Addresses,
M58WR032FB	

	30	32	0B8000-0BFFFF
	29	32	0B0000-0B7FFF
	28	32	0A8000-0AFFFF
Bank 2	27	32	0A0000-0A7FFF
Ban	26	32	098000-09FFFF
	25	32	090000-097FFF
	24	32	088000-08FFFF
	23	32	080000-087FFF
	22	32	078000-07FFFF
	21	32	070000-077FFF
	20	32	068000-06FFFF
Bank 1	19	32	060000-067FFF
Ban	18	32	058000-05FFFF
	17	32	050000-057FFF
	16	32	048000-04FFFF
	15	32	040000-047FFF
	14	32	038000-03FFFF
	13	32	030000-037FFF
	12	32	028000-02FFFF
	11	32	020000-027FFF
	10	32	018000-01FFFF
ank	9	32	010000-017FFF
Parameter Bank	8	32	008000-00FFFF
ete	7	4	007000-007FFF
ram	6	4	006000-006FFF
Pa	5	4	005000-005FFF
	4	4	004000-004FFF
	3	4	003000-003FFF
	2	4	002000-002FFF
	1	4	001000-001FFF
	0	4	000000-000FFF
Noto: Th	oro oro	two Bank Regio	ns: Bank Region 2 contains all the

Note: There are two Bank Regions: Bank Region 2 contains all the banks that are made up of main blocks only; Bank Region 1 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

57

# APPENDIX B. COMMON FLASH INTERFACE

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query Command is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 30, 31, 32, 33, 34, 35, 36, 37, 38 and 39 show the addresses used to retrieve the data. The Query data is always presented on the lowest order data outputs (DQ0-DQ7), the other outputs (DQ8-DQ15) are set to 0.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Figure 5., Protection Register Memory Map). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read Array command to return to Read mode.

Offset	Sub-section Name	Description
00h	Reserved	Reserved for algorithm-specific information
10h	CFI Query Identification String	Command set ID and algorithm data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
Р	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
А	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)
80h	Security Code Area	Lock Protection Register Unique device Number and User Programmable OTP

 Table 30. Query Structure Overview

Note: The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables 31, 32, 33 and 34. Query data is always presented on the lowest order data outputs.

, wi Jata is a ata is a production

60/86

**\_\_\_** 

01118815hDevice CodeBottom (M58WR002hreservedReserved03hreservedReserved04h-0FhreservedReserved10h0051hQuery Unique ASCII String "QRY""Q"11h0052hQuery Unique ASCII String "QRY""R"12h0059hPrimary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm $p = 39h$ 15hoffset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.) $p = 39h$ 17h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA19hvalue = A = 0000hAddress for Alternate Algorithm extended Query table ID Code second vendor - specified algorithm supportedNA	0.01-	Sub-section Name	Description	Value	
01118815hDevice CodeBottom (M58WR002hreservedReserved03hreservedReserved04h-0FhreservedReserved10h0051hQuery Unique ASCII String "QRY""Q"11h0052hQuery Unique ASCII String "QRY""R"12h0059hPrimary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm $p = 39h$ 15hoffset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.) $p = 39h$ 17h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA19hvalue = A = 0000hAddress for Alternate Algorithm extended Query tableNA	uun	0020h	Manufacturer Code	ST	
03hreservedReservedReserved $04h-0Fh$ reservedReserved"Q" $10h$ $0051h$ $0051h$ $"Q"$ "Q" $11h$ $0052h$ Query Unique ASCII String "QRY""R" $12h$ $0059h$ "Y""Y" $13h$ $0003h$ Primary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm $p = 39h$ $15h$ offset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.) $p = 39h$ $17h$ $0000h$ Alternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA $19h$ value = A = 0000h Address for Alternate Algorithm extended Query table ID Code second vendor - specified algorithm supportedNA	01h		Device Code	Top (M58WR032FT) Bottom (M58WR032FB	
04h-0FhreservedReserved"Q" $10h$ $0051h$ $0051h$ "Q" $11h$ $0052h$ Query Unique ASCII String "QRY""R" $12h$ $0059h$ "Y" $13h$ $0003h$ Primary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm"Y" $15h$ offset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.)p = 39h $17h$ $0000h$ Alternate Vendor Command Set and Control Interface ID code second vendor - specified algorithm supportedNA $19h$ value = A = 0000hAddress for Alternate Algorithm extended Query table 	02h	reserved	Reserved		
10h0051h"Q"11h0052hQuery Unique ASCII String "QRY""R"12h0059h"Y"13h0003hPrimary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm14h0000hAddress for Primary Algorithm extended Query table (see Table 34.)15hoffset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.)17h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported19hvalue = A = 0000h Address for Alternate Algorithm extended Query tableNA	03h	reserved	Reserved		
11h0052hQuery Unique ASCII String "QRY""R"12h0059h"Y"13h0003hPrimary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm14h0000hAddress for Primary Algorithm extended Query table (see Table 34.)15hoffset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.)17h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported19hvalue = A = 0000h Address for Alternate Algorithm extended Query tableNA	04h-0Fh	reserved	Reserved		
12h0059h"Y"13h0003hPrimary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm14h0000hPrimary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm15hoffset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.)16h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported18h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported19hvalue = A = 0000h Address for Alternate Algorithm extended Query tableNA	10h	0051h		"Q"	
13h       0003h       Primary Algorithm Command Set and Control Interface         14h       0000h       ID code 16 bit ID code defining a specific algorithm         15h       offset = P = 0039h       Address for Primary Algorithm extended Query table (see Table 34.)         16h       0000h       Alternate Vendor Command Set and Control Interface ID code second vendor - specified algorithm supported         17h       0000h       Alternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported         19h       value = A = 0000h       Address for Alternate Algorithm extended Query table       NA	11h	0052h	Query Unique ASCII String "QRY"	"R"	
14h0000hID code 16 bit ID code defining a specific algorithm15hoffset = P = 0039hAddress for Primary Algorithm extended Query table (see Table 34.)p = 39h16h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA19hvalue = A = 0000hAddress for Alternate Algorithm extended Query tableNA	12h	0059h		"Y"	
14h0000hID code 16 bit ID code defining a specific algorithm15hoffset = P = 0039h 0000hAddress for Primary Algorithm extended Query table (see Table 34.)p = 39h16h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA19hvalue = A = 0000h 0000hAddress for Alternate Algorithm extended Query tableNA	13h	0003h	Primary Algorithm Command Set and Control Interface		
16h0000hAddress for Primary Algorithm extended Query tablep = 39h17h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA19hvalue = A = 0000hAddress for Alternate Algorithm extended Query tableNA	14h	0000h			
16h0000h(see Table 34.)p = 39117h0000hAlternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supportedNA19hvalue = A = 0000hAddress for Alternate Algorithm extended Query tableNA	15h	offset = P = 0039h	Address for Primary Algorithm extended Query table	16	
18h     0000h     ID Code second vendor - specified algorithm supported     NA       19h     value = A = 0000h     Address for Alternate Algorithm extended Query table     NA	16h	0000h		p = 39h	
18h     0000h     ID Code second vendor - specified algorithm supported     NA       19h     value = A = 0000h     Address for Alternate Algorithm extended Query table     NA	17h	0000h	Alternate Vendor Command Set and Control Interface	AU	
Address for Alternate Algorithm extended Query table NA	18h	0000h		NA NA	
4 A b 0000 b	19h	value = A = 0000h			
obsolet	1Ah	0000h	-	NA	
produc					

Table 31. CFI Query Identification String



Offset	Data	Description	Value		
1Bh	0017h	V <sub>DD</sub> Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	1.7\		
1Ch	0020h	V <sub>DD</sub> Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	2V		
1Dh	00B4h	V <sub>PP</sub> [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	11.4		
1Eh	00C6h	V <sub>PP</sub> [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	12.6		
1Fh	0004h	Typical time-out per single byte/word program = 2 <sup>n</sup> µs	16µ:		
20h	0000h	Typical time-out for multi-Byte programming = $2^n \mu s$	NA		
21h	000Ah	Typical time-out per individual block erase = 2 <sup>n</sup> ms	<b>1</b> s		
22h	0000h	Typical time-out for full chip erase = 2 <sup>n</sup> ms	NA		
23h	0003h	Maximum time-out for word program = 2 <sup>n</sup> times typical			
24h	0000h	Maximum time-out for multi-Byte programming = 2 <sup>n</sup> times typical	NA		
25h	0002h	Maximum time-out per individual block erase = 2 <sup>n</sup> times typical	4s		
26h	0000h	Maximum time-out for chip erase = 2 <sup>n</sup> times typical	NA		
		obs- product(s)			

#### Table 32. CFI Query System Interface Information

62/86

	set Word Mode				
	27h	0016h	Device Size = 2 <sup>n</sup> in number of bytes		
28h 0001h 29h 0000h			Flash Device Interface Code description		
2Ah 0000h 2Bh 0000h			Maximum number of bytes in multi-byte program or page = 2 <sup>n</sup>	N	
2Ch 0002h		0002h	Number of identical sized erase block regions within the device bit 7 to $0 = x =$ number of Erase Block Regions	2	
	2Dh 2Eh	003Eh 0000h	Region 1 Information Number of identical-size erase blocks = 003Eh+1	6	
2FT	2Fh 30h	0000h 0001h	Region 1 Information Block size in Region 1 = 0100h * 256 byte	64 K	
M58WR032F1	31h 32h	0007h 0000h	Region 2 Information Number of identical-size erase blocks = 0007h+1	8	
M58	33h 34h	0020h 0000h	Region 2 Information Block size in Region 2 = 0020h * 256 byte		
	35h 38h	reserved	Reserved for future erase block region information	N	
	2Dh 2Eh	0007h 0000h	Region 1 Information Number of identical-size erase block = 0007h+1	8	
2FB	2Fh 30h	0020h 0000h	Region 1 Information Block size in Region 1 = 0020h * 256 byte	8 KE	
WR03	BL         30h         0000h           31h         003Eh           32h         0000h           33h         0000h		Region 2 Information Number of identical-size erase block = 003Eh+1	6	
M58	33h 34h	0000h 0001h			
	35h 38h	reserved	Reserved for future erase block region information	N	
0	5018	reserved	oduc		

 Table 33. Device Geometry Definition



Offset	Data	Description	Valu
(P)h = 39h	0050h		"P"
	0052h	Primary Algorithm extended Query table unique ASCII string "PRI"	"R"
	0049h		" "
(P+3)h = 3Ch	0031h	Major version number, ASCII	"1"
(P+4)h = 3Dh	0033h	Minor version number, ASCII	"3"
(P+5)h = 3Eh	00E6h	Extended Query table contents for Primary Algorithm. Address (P+5)h	
	0003h	contains less significant byte.	
(P+7)h = 40h	0000h	bit 0 Chip Erase supported (1 = Yes, 0 = No) bit 1 Erase Suspend supported (1 = Yes, 0 = No)	No Yes
(P+8)h = 41h	0000h	bit 7 Erase Suspend supported (1 = Yes, 0 = NO) bit 2 Program Suspend supported (1 = Yes, 0 = NO) bit 3 Legacy Lock/Unlock supported (1 = Yes, 0 = No) bit 4 Queued Erase supported (1 = Yes, 0 = No) bit 5 Instant individual block locking supported (1 = Yes, 0 = No) bit 6 Protection bits supported (1 = Yes, 0 = No) bit 7 Page mode read supported (1 = Yes, 0 = No) bit 8 Synchronous read supported (1 = Yes, 0 = No) bit 9 Simultaneous operation supported (1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field.	Yes No No Yes Yes Yes
(P+9)h = 42h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	Yes
(P+A)h = 43h	0003h	Block Protect Status	
(P+B)h = 44h	0000h	Defines which bits in the Block Status Register section of the Query are implemented. bit 0 Block protect Status Register Lock/Unlock bit active(1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes Yes
(P+C)h = 45h	0018h	V <sub>DD</sub> Logic Supply Optimum Program/Erase voltage (highest performance) bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	1.8\
(P+D)h = 46h	00C0h	V <sub>PP</sub> Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	12\

57

## Table 34. Primary Algorithm-Specific Extended Query Table

64/86

Downloaded from  $\underline{\text{Elcodis.com}}$  electronic components distributor

Offset	Data Description		
(P+E)h = 47h	0001h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	1
(P+F)h = 48h	0080h	Protection Field 1: Protection Description	0080h
(P+10)h = 49h	0000h	Bits 0-7 Lower byte of protection register address Bits 8-15 Upper byte of protection register address	000011
(P+11)h = 4Ah	0003h	Bits 16-23 2 <sup>n</sup> bytes in factory pre-programmed region Bits 24-31 2 <sup>n</sup> bytes in user programmable region	
(P+12)h= 4Bh	0004h		

### Table 35. Protection Register Information

# Table 36. Burst Read Information

Offset	Data	Description	Value
(P+13)h = 4Ch	0003h	Page-mode read capability bits 0-7 'n' such that 2 <sup>n</sup> HEX value represents the number of read-page bytes. See offset 28h for device word width to determine page-mode data output width.	
(P+14)h = 4Dh	0004h	Number of synchronous mode read configuration fields that follow.	
(P+15)h = 4Eh	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 'n' such that 2 <sup>n+1</sup> HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 28h for word width to determine the burst data output width.	4
(P+16)h = 4Fh	0002h	Synchronous mode read capability configuration 2	8
(P+17)h = 50h	0003h	Synchronous mode read capability configuration 3	16
(P+18)h = 51h	0007h	Synchronous mode read capability configuration 4	

# Table 37. Bank and Erase Block Region Information

M58WR032FT (top)		M58WR032FB (bottom)		Description	
Offset	Data	Offset	Data	Description	
(P+19)h = 52h	02h	(P+19)h = 52h	02h	Number of Bank Regions within the device	

Note: 1. The variable P is a pointer which is defined at CFI offset 15h. 2. Bank Regions. There are two Bank Regions, see Table 28. and Table 29.

M58WR032F1	(top)	M58WR032FB(	bottom)	Description		
Offset	Data	Offset	Data	Description		
(P+1A)h = 53h	07h	(P+1A)h = 53h	01h			
(P+1B)h = 54h	00h	(P+1B)h = 54h	00h	Number of identical banks within Bank Region 1		
(P+1C)h = 55h	11h	(P+1C)h = 55h	11h	Number of program or erase operations allowed in Bank Region 1: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations		
(P+1D)h = 56h	00h	(P+1D)h = 56h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations		
(P+1E)h = 57h	00h	(P+1E)h = 57h	00h	Number of program or erase operations allowed in other ban while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations		
(P+1F)h = 58h	01h	(P+1F)h = 58h	02h	Types of erase block regions in Bank Region 1 n = number of erase block regions with contiguous same-si erase blocks. Symmetrically blocked banks have one blocking region. <sup>(2)</sup>		
(P+20)h = 59h	07h	(P+20)h = 59h	07h			
(P+21)h = 5Ah	00h	(P+21)h = 5Ah	00h	Bank Region 1 Erase Block Type 1 Information		
(P+22)h = 5Bh	00h	(P+22)h = 5Bh	20h	Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region		
(P+23)h = 5Ch	01h	(P+23)h = 5Ch	00h	c.010		
(P+24)h = 5Dh	64h	(P+24)h = 5Dh	64h	Bank Region 1 (Erase Block Type 1)		
(P+25)h = 5Eh	00h	(P+25)h = 5Eh	00h	Minimum block erase cycles × 1000		
(P+26)h = 5Fh	01h	(P+26)h = 5Fh	01h	Bank Region 1 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved 5Eh 01 5Eh 01		
(P+27)h = 60h	03h	(P+27)h = 60h	03h	Bank Region 1 (Erase Block Type 1): Page mode and synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved		
SU		(P+28)h = 61h	06h			
Ŷ~		(P+29)h = 62h	00h	Bank Region 1 Erase Block Type 2 Information		
		(P+2A)h = 63h	00h	Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region		
		(P+2B)h = 64h	01h			
		(P+2C)h = 65h	64h	Bank Region 1 (Erase Block Type 2)		
		(P+2D)h = 66h	00h	Minimum block erase cycles × 1000		

## Table 38. Bank and Erase Block Region 1 Information

M58WR032F	M58WR032FT (top)		(bottom)	Description	
Offset	Data	Offset Data			
		(P+2E)h = 67h	01h	Bank Regions 1 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved	
		(P+2F)h = 68h	03h	Bank Region 1 (Erase Block Type 2): Page mode and synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved	

Note: 1. The variable P is a pointer which is defined at CFI offset 15h.2. Bank Regions. There are two Bank Regions, see Table 28. and Table 29.

M58WR032F	T (top)	M58WR032FB	(bottom)	Description 16		
Offset	Data	Offset	Data	Description		
(P+28)h = 61h	01h	(P+30)h = 69h	07h	Number of identical banks within Bank Region 2		
(P+29)h = 62h	00h	(P+31)h = 6Ah	00h	Number of identical banks within bank Region 2		
(P+2A)h = 63h	11h	(P+32)h = 6Bh	11h	Number of program or erase operations allowed in Bank Region 2: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations		
(P+2B)h = 64h	00h	(P+33)h = 6Ch	00h	Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations		
(P+2C)h = 65h	00h	(P+34)h = 6Dh	00h	Number of program or erase operations allowed in other bar while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations		
(P+2D)h = 66h	02h	(P+35)h = 6Eh	01h	Types of erase block regions in Bank Region 2 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region. <sup>(2)</sup>		
(P+2E)h = 67h	06h	(P+36)h = 6Fh	07h			
(P+2F)h = 68h	00h	(P+37)h = 70h	00h	Bank Region 2 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks		
(P+30)h = 69h	00h	(P+38)h = 71h	00h	Bits 16-31: n×256 = number of bytes in erase blocks		
(P+31)h = 6Ah	01h	(P+39)h = 72h	01h			
(P+32)h = 6Bh	64h	(P+3A)h = 73h	64h	Bank Region 2 (Erase Block Type 1)		
(P+33)h = 6Ch	00h	(P+3B)h = 74h	00h	Minimum block erase cycles × 1000		
(P+34)h = 6Dh	01h	(P+3C)h = 75h	01h	Bank Region 2 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved		


Table 39.	Bank and	Erase	Block	Region	2 Information
-----------	----------	-------	-------	--------	---------------

-//

OffsetDataOffsetDataOffsetDataOffsetData $(P+35)h = 6Eh$ $03h$ $(P+3D)h = 76h$ $03h$ Bank Region 2 (Erase Block Type 1): Page m synchronous mode capabilities (defined in tat Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bit 2: Synchronous writes permitted Bit 3: 7: reserved $(P+36)h = 6Fh$ 07h $(P+37)h = 70h$ 00h $(P+37)h = 70h$ 00h $(P+38)h = 71h$ 20h $(P+39)h = 72h$ 00h $(P+39)h = 72h$ 00h $(P+3B)h = 73h$ 64hBank Region 2 (Erase Block Type 2) Minimum block erase cycles x 1000 $(P+3C)h = 75h$ 01hBank Region 2 (Erase Block Type 2): Bits per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved $(P+3D)h = 76h$ 03hBank Region 2 (Erase Block Type 2): Bits per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved $(P+3D)h = 76h$ 03hBank Region 2 (Erase Block Type 2): Page mode synchronous mode capabilities (defined in tat Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 1: Synchronous med capabilities (defined in tat Bits 3-7: reserved	
(P+35)h = 6Eh $03h$ $(P+3D)h = 76h$ $03h$ synchronous mode capabilities (defined in tat Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bit 3: Synchronous writes permitted Bit 0: Fage-mode reads permitted Bit 0: Fage-mode reads permitted Bit 0: 1: synchronous writes permitted Bit 0: 1: synchronous writes permitted Bit 4: reserved for "internal ECC used" Bit 0: Page-mode reads permitted Bit 1: Synchronous writes permitted Bit 1: Synchronous writes permitted Bit 1: Synchronous writes permitted Bit 1: Synchronous mode capabilities (defined in tat Bit 1: Synchronous writes permitted Bit 1: Synchronous writes permitted Bit 2: Synchronous writes permitted Bit 3: Synchronous writes permitted <b< th=""><th></th></b<>	
(P+37)h = 70h00hBank Region 2 Erase Block Type 2 Information Bits 0-15: n+1 = number of identical-sized era Bits 0-15: n+1 = number of identical-sized era Bits 16-31: nx256 = number of bytes in erase $(P+38)h = 71h$ 20hPank Region 2 (Erase Block Type 2) Minimum block erase cycles x 1000 $(P+3A)h = 73h$ 64hBank Region 2 (Erase Block Type 2) Minimum block erase cycles x 1000 $(P+3B)h = 74h$ 00hBank Region 2 (Erase Block Type 2): Blts per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved $(P+3D)h = 76h$ 03hBank Region 2 (Erase Block Type 2): Page m synchronous mode capabilities (defined in tat Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bit 3-7: reserved	
(P+38)h = 71h20hBits 0-15: n+1 = number of identical-sized era Bits 16-31: nx256 = number of bytes in erase $(P+39)h = 72h$ 00h $(P+3A)h = 73h$ 64hBank Region 2 (Erase Block Type 2) Minimum block erase cycles x 1000 $(P+3B)h = 74h$ 00h $(P+3C)h = 75h$ 01hBank Region 2 (Erase Block Type 2): Blts per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved $(P+3D)h = 76h$ 03h $03h$ Bank Region 2 (Erase Block Type 2): Page m synchronous mode capabilities (defined in tat Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved	
(P+38)h = 71h20hBits 16-31: nx256 = number of bytes in erase(P+39)h = 72h00h00h(P+3A)h = 73h64hBank Region 2 (Erase Block Type 2)(P+3B)h = 74h00hMinimum block erase cycles x 1000(P+3B)h = 74h00hBank Region 2 (Erase Block Type 2): Blts per ECC(P+3C)h = 75h01hBank Region 2 (Erase Block Type 2): Blts per ECC(P+3C)h = 75h01hBank Region 2 (Erase Block Type 2): Page m Synchronous mode capabilities (defined in tab Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved	
(P+3A)h = 73h64hBank Region 2 (Erase Block Type 2) Minimum block erase cycles × 1000(P+3B)h = 74h00hBank Region 2 (Erase Block Type 2): Blts per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved(P+3D)h = 76h03hBank Region 2 (Erase Block Type 2): Page m synchronous mode capabilities (defined in tat Bit 1: Synchronous writes permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved	
(P+3B)h = 74h00hMinimum block erase cycles × 1000(P+3C)h = 75h01hBank Region 2 (Erase Block Type 2): Blts per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved(P+3D)h = 76h03hBank Region 2 (Erase Block Type 2): Page m synchronous mode capabilities (defined in tat Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bit 3-7: reserved	
(P+3C)h = 75h       01h       Bank Region 2 (Erase Block Type 2): Blts per ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved         (P+3D)h = 76h       03h       Bank Region 2 (Erase Block Type 2): Page m synchronous mode capabilities (defined in tat Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved	
(P+3C)h = 75h01hECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved(P+3D)h = 76h03hBank Region 2 (Erase Block Type 2): Page m synchronous mode capabilities (defined in tak Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved	
(P+3D)h = 76h 03h 03h 03h 03h 03h 03h 03h 03h 03h 03	r cell, interr
(P+3E)h = 77h (P+3E)h = 77h Feature Space definitions	
(P+3F)h = 78h (P+3F)h = 78h Reserved	
(P+3F)h = 78h       Reserved         ote:       1. The variable P is a pointer which is defined at CFI offset 15h.         2. Bank Regions. There are two Bank Regions, see Table 28. and Table 29.	

68/86

# APPENDIX C. FLOWCHARTS AND PSEUDO CODES




#### Figure 22. Program Flowchart and Pseudo Code

Note: 1. Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.



### Figure 23. Double Word Program Flowchart and Pseudo code

Note: 1. Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase operations.

3. Address 1 and Address 2 must be consecutive addresses differing only for bit A0.

Any address within the bank can equally be used.

70/86

**\_\_\_** 





Figure 24. Quadruple Word Program Flowchart and Pseudo Code

Note: 1. Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

- 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 3. Address 1 to Address 4 must be consecutive addresses differing only for bits A0 and A1.
- 4. Any address within the bank can equally be used.

**T** 



### Figure 25. Program Suspend & Resume Flowchart and Pseudo Code

Note: The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.

**/** 

72/86

Downloaded from **Elcodis.com** electronic components distributor





Figure 26. Block Erase Flowchart and Pseudo Code


Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase operations. 2. Any address within the bank can be used also.



#### Figure 27. Erase Suspend & Resume Flowchart and Pseudo Code

Note: The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.


<u>لركم</u>



#### Figure 28. Locking Operations Flowchart and Pseudo Code



75/86



#### Figure 29. Protection Register Program Flowchart and Pseudo Code

Note: 1. Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.

76/86




Figure 30. Enhanced Factory Program Flowchart

Note: 1. Address can remain Starting Address WA1 or be incremented.

#### **Enhanced Factory Program Pseudo Code**

```
efp_command(addressFlow,dataFlow,n)
/* n is the number of data to be programmed */
{
        /* setup phase */
        writeToFlash(addressFlow[0],0x30);
        writeToFlash(addressFlow[0],0xD0);
        status_register=readFlash(any_address);
        if (status_register.SR7==1){
                 /*EFP aborted for an error*/
                 if (status_register.SR4==1) /*program error*/
                          error_handler();
                 if (status_register.SR3==1) /*VPP invalid error*/
                          error_handler();
                 if (status_register.SR1==1) /*program to protect block error*/
                          error_handler();
        }
        else{
                 /*Program Phase*/
                 do{
                          status_register=readFlash(any_address);
                          /* E or G must be toggled*/
                                                                          Jotle
                 } while (status_register.SR0==1)
                 /*Ready for first data*/
                 for (i=0; i++; i< n){</pre>
                          writeToFlash(addressFlow[i],dataFlow[i]);
                          /* status register polling*/
                          do{
                                   status_register=readFlash(any_address);
                                   /* E or G must be toggled*/
                          } while (status_register.SR0==1);
                          /* Ready for a new data */
                 writeToFlash(another_block_address,FFFFh);
                 /* Verify Phase */
for (i=0; i++; i< n){</pre>
                          writeToFlash(addressFlow[i],dataFlow[i]);
                          /* status register polling*/
                          do{
                                   status_register=readFlash(any_address);
                                   /* E or G must be toggled*/
                          } while (status_register.SR0==1);
                          /* Ready for a new data */
                 writeToFlash(another_block_address,FFFFh);
                 /* exit program phase */
                 /* Exit Phase */
250let
                 /* status register polling */
                 do{
                          status_register=readFlash(any_address);
                          /* E or G must be toggled */
                 } while (status_register.SR7==0);
                 if (status_register.SR4==1) /*program failure error*/
                          error_handler();
                 if (status_register.SR3==1) /*VPP invalid error*/
                          error_handler();
                 if (status_register.SR1==1) /*program to protect block error*/
                          error_handler();
        }
}
```

**LT** 

78/86

Downloaded from **Elcodis.com** electronic components distributor




Figure 31. Quadruple Enhanced Factory Program Flowchart

Note: 1. Address can remain Starting Address WA1 (in which case the next Page is programmed) or can be any address in the same block.
 The address is only checked for the first Word of each Page as the order to program the Words is fixed, so subsequent Words in each Page can be written to any address.

57

```
Quadruple Enhanced Factory Program Pseudo Code
 quad_efp_command(addressFlow,dataFlow,n)
 /* n is the number of pages to be programmed.*/
 {
        /* Setup phase */
        writeToFlash(addressFlow[0],0x75);
        for (i=0; i++; i< n) {</pre>
               /*Data Load Phase*/
               /*First Data*/
               writeToFlash(addressFlow[i],dataFlow[i,0]);
               /*at the first data of the first page, Quad-EFP may be aborted*/
               if (First_Page) {
                      status_register=readFlash(any_address);
                      if (status_register.SR7==1){
                            /*EFP aborted for an error*/
                             if (status_register.SR4==1) /*program error*/
                                   error_handler();
                             if (status_register.SR3==1) /*VPP invalid error*/
                                   error_handler();
                             if (status_register.SR1==1) /*program to protect block er-
                                                              Productis
ror*/
                                   error_handler();
                      }
               /*2nd data*/
               writeToFlash(addressFlow[i],dataFlow[i,1]);
               /*3rd data*/
               writeToFlash(addressFlow[i],dataFlow[i,2]);
              writeToFlash(addressFlow[i],dataFlow[i,3]);
               /* Program&Verify Phase */
              do{
                      status_register=readFlash(any_address);
                      /* E or G must be toggled*/
              }while (status_register.SR0==1)
        }
        /* Exit Phase */
        writeToFlash(another_block_address,FFFFh);
        /* status register polling */
        do{
               status_register=readFlash(any_address);
               /* E or G must be toggled */
        } while (status_register.SR7==0);
        if (status_register.SR1==1) /*program to protected block error*/
               error_handler();
        if (status_register.SR3==1) /*VPP invalid error*/
               error_handler();
        if (status_register.SR4==1) /*program failure error*/
               error_handler();
nsc
```

80/86

**/** 

# **APPENDIX D. COMMAND INTERFACE STATE TABLES**

		Command Input											
Current	Current CI State		WP setup (3,4) (10/40h)	DWP, QWP Setup (3,4) (35h, 56h)	Block Erase, Bank Erase Setup (3,4) (20h, 80h)	EFP Setup (30h)	Quad- EFP Setup (75h)	Erase Confirm P/E Resume, Block Unlock confirm, EFP Confirm (D0h)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register <sup>(5)</sup> (50h)	Read Electronic signature, Read CFI Query (90h, 98h)	
Ready		Ready	Program Setup	Program Setup	Erase Setup	EFP Setup	Quad-EFP Setup			Ready			
Lock/CR Setup		Ready (Lock Error) Ready							Ready (L	_ock Error)			
ОТР	Setup	OTP Busy											
011	Busy	·											
	Setup						Program Bu	ISY	Program Duran Duran				
Program	Busy		Program Busy								Program Bu	sy	
	Suspend							Program Busy	Program Suspended				
	Setup	Ready (error) Erase E						Erase Busy		Read	y (error)		
Erase	Busy	Erase Busy							Erase Suspended	0,	Erase Bus	y	
Liuoo	Suspend	Erase Program in Erase Erase Erase Suspended Suspend						Erase Busy	2	Erase S	uspended		
	Setup					Program	Busy in Era:	se Suspend	9				
Program in Erase	Busy	Program Busy in Erase Suspend					S		Program Suspend in Erase Suspend	Program	Busy in Eras	se Suspend	
Suspend	Suspend		Progr	am Suspend	in Erase Sus	pend	Ŷ	Program Busy in Erase Suspend	Program Suspend in Erase Suspend			spend	
Lock/Cl in Erase	R Setup Suspend	Erase Suspend (Look Error)						Erase Suspend	Erase Suspend (Lock Error)		or)		
	Setup	Ready (error)						EFP Busy Ready (error)					
EFP	Busy		X	U T			EFP Busy	(6)					
	Verify	EFP Verify <sup>(6)</sup>											
Quad	Setup	Quad EFP Busy <sup>(6)</sup>											
EFP	Busy	Quad EFP Busy <sup>(6)</sup>											
L													

#### Table 40. Command Interface States - Modify Table, Next State

Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Factory Program, DWP = Double Word Program, QWP = Quadruple Word Program, P/E. C. = Program/Erase Controller.
 2. At Power-Up, all banks are in Read Array mode. A Read Array command issued to a busy bank, results in undetermined data out-

G3. The two cycle command should be issued to the same bank address.

4. If the P/E.C. is active, both cycles are ignored.

5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.

6. EFP and Quad EFP are allowed only when Status Register bit SR0 is set to '0'. EFP and Quad EFP are busy if Block Address is first EFP Address. Any other commands are treated as data.



					Com	mand Input	(6)			
Current CI State	Read Array <sup>(2)</sup> (FFh)	WP setup (3,4) (10/40h)	DWP, QWP Setup (3.4) (35h, 56h)	Block Erase, Bank Erase Setup (3,4) (20h, 80h)	EFP Setup (30h)	Quad-EFP Setup (75h)	Erase Confirm P/E Resume, Block Unlock confirm, EFP Confirm (D0h)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register (5) (50h)
Program Setup									•	
Erase Setup										
OTP Setup										
Program in Erase Suspend										
EFP Setup					Sta	atus Register	ſ			
EFP Busy										
EFP Verify										
Quad EFP Setup										-
Quad EFP Busy									1	C
Lock/CR Setup									1	2
Lock/CR Setup in Erase Suspend					Sta	atus Register	r		AUCI	
OTP Busy	Array		Status R	egister		Output Ur	nchanged	Status Register	Output Unchanged	Status Register
Ready							(			
Program Busy							0			
Erase Busy							20			
Program/Erase			0				6	Status	Output	Electronic
Program Busy in Erase Suspend	Array		Status R	egister	A	Output Ur	ncnanged	Register	Unchanged	Signature/ CFI
Program Suspend in Erase Suspend					O	$\tilde{D}$				

# Table 41. Command Interface States - Modify Table. Next Output

Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Factory Program, DWP = Double Word Program, QWP = Quadruple Word Program, P/E. C. = Program/Erase Controller.

2. At Power-Up, all banks are in Read Array mode. A Read Array command issued to a busy bank, results in undetermined data output. 3. The two cycle command should be issued to the same bank address.

4. If the P/E.C. is active, both cycles are ignored.

- 5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.
- 6. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI Query mode, depending on the command issued. Each bank remains in its last output state until a new command is issued. The next state does not depend on the bank's output state. 20-501e

82/86

			Command Input								
Current CI State		Lock/CR Setup <sup>(4)</sup> (60h)	OTP Setup (4) (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	EFP Exit, Quad EFP Exit <sup>(3)</sup>	Illegal Command <sup>(5)</sup>	P/E. C. Operation Completed		
Rea	ıdy	Lock/CR Setup	OTP Setup	tup Ready							
Lock/CF	R Setup	Ready (L	Ready (Lock error)				Ready (L	ock error)	N/A		
OTP Setup		OTP Busy									
OIF	Busy		OIF Dusy								
	Setup	Program Busy									
Program	Busy	Program Busy									
	Suspend	Program Suspended									
	Setup	Ready (error)									
	Busy	Erase Busy							Ready		
Erase	Suspend	Lock/CR Setup in Erase Suspend							N/A		
	Setup	Program Busy in Erase Suspend							N/A		
Program in Erase Suspend			Program Busy in Erase Suspend								
Suspend		Program Suspend in Erase Suspend							N/A		
Lock/CR Setup in Erase Suspend		Erase Susper	nd (Lock error)	1	Erase Suspend		Erase Suspend (Lock error)		N/A		
	Setup			•	Ready (error)	20			N/A		
EFP	Busy			EFP Busy <sup>(2)</sup>			EFP Verify	EFP Busy <sup>(2)</sup>	N/A		
	Verify			EFP Verify <sup>(2)</sup>			Ready	EFP Verify <sup>(2)</sup>	Ready		
	Setup			Quad EFP Busy <sup>(2)</sup>					N/A		
QuadEFP	Busy	Quad EFP Busy <sup>(2)</sup> Ready Quad EFP Busy <sup>(2)</sup> Ready						Ready			

#### Table 42. Command Interface States - Lock Table, Next State

Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Fac-

Che Command Interface, CK = Configuration Register, EFF = Enhanced Factory Program, Odd EFF = Guadruphe Enhanced Factory Program, P/E. C. = Program/Erase Controller.
 EFP and Quad EFP are allowed only when Status Register bit SR0 is set to '0'. EFP and Quad EFP are busy if Block Address is first EFP Address. Any other commands are treated as data.
 EFP and Quad EFP exit when Block Address is different from first Block Address and data is FFFFh.
 If the public of the

4. If the P/E.C. is active, both cycles are ignored.

5. Illegal commands are those not defined in the command set. opsolete P



Table 43. Comm	and mena	ace States	- LUCK Tai	,					
	Command Input								
Current CI State	Lock/CR Setup <sup>(3)</sup> (60h)	OTP Setup <sup>(3)</sup> (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	EFP Exit, Quad EFP Exit <sup>(2)</sup>	lllegal Command <sup>(4)</sup>	P/E. C. Operation Completed	
Program Setup			•				•		
Erase Setup									
OTP Setup									
Program in Erase Suspend								Output	
EFP Setup			:	Status Register	r			Unchanged	
EFP Busy									
EFP Verify									
Quad EFP Setup									
Quad EFP Busy									
Lock/CR Setup								Output	
Lock/CR Setup in Erase Suspend		Status F	Register		Array	Status Register		Unchanged	
OTP Busy	Status F	Register	Output Unchanged		ed	Array	Output Unchanged	Output Unchanged	
Ready								S	
Program Busy							A		
EraseBusy									
Program/Erase	Status F	Register	0	utput Unchang	ed	Array	Output	Output	
Program Busy in	plattic i						Unchanged	Unchanged	
Erase Suspend						50			
Program Suspend in									
Erase Suspend									

### Table 43. Command Interface States - Lock Table. Next Output

Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Fac-Che Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, duad EFP tory Program, P/E. C. = Program/Erase Controller.
 EFP and Quad EFP exit when Block Address is different from first Block Address and data is FFFFh.
 If the P/E.C. is active, both cycles are ignored.
 Illegal commands are those not defined in the command set.

U'

unds

84/86

# **REVISION HISTORY**

Table 44.	Documen	t Revision	History

21-Jan-2004	Version	Revision Details
21-Jan-2004	4 1.0	First Issue
18-Nov-2004	4 2.0	<ul> <li>I<sub>DD6</sub> values for Program/Erase in one Bank, Synchronous read in another Bank changed in Table 18., DC Characteristics - Currents.</li> <li>Figure 25., Program Suspend &amp; Resume Flowchart and Pseudo Code and Figure 27., Erase Suspend &amp; Resume Flowchart and Pseudo Code modified, notes addes Small text changes. Data changed at Address Offset 31h in Table 33., Device Geometry Definition. Small text changes.</li> <li>Lead Free packages are fully compliant with the ST ECOPACK specification.</li> <li>Document status promoted from Target Specification to full Datasheet. Alt symbol ft tAVWH and tAVEH removed from Table 22., Write AC Characteristics, Write Enable Controlled and Table 23., Write AC Characteristics, Chip Enable Controlled.</li> </ul>
		obsolete Productis
	Pro	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

