18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

DESCRIPTION

The M5M5V5636GP is a family of 18M bit synchronous SRAMs organized as 524288-words by 36-bit. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Renesas's SRAMs are fabricated with high performance, low power CMOS technology, providing greater reliability. M5M5V5636GP operates on 3.3V power/ 2.5V I/O supply or a single 3.3V power supply and are 3.3V CMOS compatible.

The M5M5V5636GP also operates on a single 2.5V power supply and is also 2.5V CMOS compatible. Therefore the M5M5V5636GP can replace the M5M5T5636GP.

The M5M5V5636GP-16 operates at 167MHz or 133MHz and is guaranteed both AC DC electrical characteristics of 167MHz and those of 133MHz.

FEATURES

- · Fully registered inputs and outputs for pipelined operation
- Fast clock speed: 167 MHz and 133MHz
- Fast access time: 3.8 ns and 4.2ns
- Single 3.3V -5% and +5% power supply VDD
- Separate VDDQ for 3.3V or 2.5V I/O
- Single 2.5V -5% and +5% power supply VDD
- Individual byte write (BWa# BWd#) controls may be tied LOW
- Single Read/Write control pin (W#)
- CKE# pin to enable clock and suspend operations
- Internally self-timed, registers outputs eliminate the need to control G#
- Snooze mode (ZZ) for power down
- Linear or Interleaved Burst Modes
- Three chip enables for simple depth expansion

PACKAGE

100pin TQFP

APPLICATION

High-end networking products that require high bandwidth, such as switches and routers.


FUNCTION

Synchronous circuitry allows for precise cycle control triggered by a positive edge clock transition.

Synchronous signals include: all Addresses, all Data Inputs, all Chip Enables (E1#, E2, E3#), Address Advance/Load (ADV), Clock Enable (CKE#), Byte Write Enables (BWa#, BWb#, BWc#, BWd#) and Read/Write (W#). Write operations are controlled by the four Byte Write Enables (BWa# - BWd#) and Read/Write(W#) inputs. All writes are conducted with on-chip synchronous self-timed write circuitry.

Asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ). The HIGH input of ZZ pin puts the SRAM in the power-down state. The Linear Burst order (LBO#) is DC operated pin. LBO# pin will allow the choice of either an interleaved burst, or a linear burst.

All read, write and deselect cycles are initiated by the ADV LOW input. Subsequent burst address can be internally generated as controlled by the ADV HIGH input.



PART NAME


M5M5V5636GP-16

Operate frequency	equency Access		Active Current (max.)	Standby Current (max.)
167MHz	3.8ns	6.0ns	380mA	30mA
133MHz	4.2ns	7.5ns	350mA	30mA




PIN CONFIGURATION(TOP VIEW)

100pin TQFP



Note1. MCH means "Must Connect High". MCH should be connected to HIGH.

BLOCK DIAGRAM



Note2. The BLOCK DIAGRAM does not include the Boundary Scan logic.

Note3. The BLOCK DIAGRAM illustrates simplified device operation. See TRUTH TABLE, PIN FUNCTION and timing diagrams for detailed information.

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

PIN FUNCTION

Pin	Name	Function			
A0~A18	Synchronous Address Inputs	These inputs are registered and must meet the setup and hold times around the rising edge of CLK. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.			
BWa#, BWb#, BWc#, BWd#	Synchronous Byte Write Enables	These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa, DQPa pins; BWb# controls DQb, DQPb pins; BWc# controls DQc, DQPc pins; BWd# controls DQd, DQPd pins.			
CLK	Clock Input	This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.			
E1#	Synchronous Chip Enable	This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW).			
E2	Synchronous Chip Enable	This active High input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.			
E3#	Synchronous Chip Enable	This active Low input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.			
G#	Output Enable	This active LOW asynchronous input enable the data I/O output drivers.			
ADV	Synchronous Address Advance/Load	When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When HIGH, W# is ignored. A LOW on this pin permits a new address to be loaded at CLK rising edge.			
CKE#	Synchronous Clock Enable	This active LOW input permits CLK to propagate throughout the device. When HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.			
ZZ	Snooze Enable	This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored. When this pin is LOW or NC, the SRAM normally operates.			
W#	Synchronous Read/Write	This active input determines the cycle type when ADV is LOW. This is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on the pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs occur if all byte write enables are LOW.			
DQa,DQPa,DQb,DQPb DQc,DQPc,DQd,DQPd	Synchronous Data I/O	Byte "a" is DQa, DQPa pins; Byte "b" is DQb, DQPb pins; Byte "c" is DQc, DQPc pins; Byte "d" is DQd,DQPd pins. Input data must meet setup and hold times around CLK rising edge.			
LBO#	Burst Mode Control	This DC operated pin allows the choice of either an interleaved burst or a linear burst. If this pin is HIGH or NC, an interleaved burst occurs. When this pin is LOW, a linear burst occurs, and input leak current to this pin.			
VDD	VDD	Core Power Supply			
Vss	Vss	Core Ground			
VDDQ	VDDQ	I/O buffer Power supply			
Vssq	Vssq	I/O buffer Ground			
MCH	Must Connect High	These pins should be connected to HIGH			
NC	No Connect	These pins are not internally connected and may be connected to ground.			



DC OPERATED TRUTH TABLE

Name	Input Status	Operation
LBO#	HIGH or NC	Interleaved Burst Sequence
LBO#	LOW	Linear Burst Sequence

Note4. LBO# is DC operated pin.

Note5. NC means No Connection.

Note6. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.

BURST SEQUENCE TABLE

Interleaved Burst Sequence (when LBO# = HIGH or NC)

Operation	A18~A2	A1,A0					
First access, latch external address	A18~A2	0,0	0 , 1	1,0	1,1		
Second access(first burst address)	latched A18~A2	0,1	0,0	1,1	1,0		
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0 , 1		
Fourth access(third burst address)	latched A18~A2	1,1	1,0	0,1	0,0		

Linear Burst Sequence (when LBO# = LOW)

Operation	A18~A2	A1,A0					
First access, latch external address	A18~A2	0,0	0 , 1	1,0	1 , 1		
Second access(first burst address)	latched A18~A2	0,1	1,0	1,1	0,0		
Third access(second burst address)	latched A18~A2	1,0	1 , 1	0,0	0,1		
Fourth access(third burst address)	latched A18~A2	1 , 1	0,0	0,1	1,0		

Note7. The burst sequence wraps around to its initial state upon completion.

TRUTH TABLE

E1#	E2	E3#	ZZ	ADV	W#	BWx#	G#	CKE#	CLK	DQ	Address used	Operation
Н	Χ	Х	L	L	Χ	Х	Χ	L	L->H	High-Z	None	Deselect Cycle
Χ	L	X	L	L	Χ	Χ	Χ	L	L->H	High-Z	None	Deselect Cycle
Χ	Χ	Н	L	L	Χ	Х	Χ	L	L->H	High-Z	None	Deselect Cycle
Χ	Χ	Х	L	Н	Χ	Х	Χ	L	L->H	High-Z	None	Continue Deselect Cycle
L	Н	L	L	L	Н	Х	L	L	L->H	Q	External	Read Cycle, Begin Burst
Χ	Χ	Х	L	Н	Χ	Χ	L	L	L->H	Q	Next	Read Cycle, Continue Burst
L	Н	L	L	L	Н	Х	Н	L	L->H	High-Z	External	NOP/Dummy Read, Begin Burst
Χ	Χ	Х	L	Н	Χ	Χ	Н	L	L->H	High-Z	Next	Dummy Read, Continue Burst
L	Н	L	L	L	L	L	Χ	L	L->H	D	External	Write Cycle, Begin Burst
Х	Х	X	L	Н	Χ	L	Χ	L	L->H	D	Next	Write Cycle, Continue Burst
L	Н	L	L	L	L	Н	Χ	L	L->H	High-Z	None	NOP/Write Abort, Begin Burst
Χ	Χ	Х	L	Н	Χ	Н	Χ	L	L->H	High-Z	Next	Write Abort, Continue Burst
Χ	Χ	Х	Ĺ	Х	Χ	Х	Χ	Н	L->H	-	Current	Ignore Clock edge, Stall
X	Χ	X	Н	X	Χ	X	Χ	Х	Χ	High-Z	None	Snooze Mode


Note8. "H" = input VIH; "L" = input VIIL; "X" = input VIH or VIL.


Note9. BWx#=H means all Synchronous Byte Write Enables (BWa#,BWb#,BWc#,BWd#) are HIGH. BWx#=L means one or more Synchronous Byte Write Enables are LOW.

Note10. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.



STATE DIAGRAM





Note11. The notation "x , x , x" controlling the state transitions above indicate the state of inputs E, ADV and W# respectively. Note12. If (E1# = L and E2 = H and E3# = L) then E="T" else E="F". Note13. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL; "T" = input "true"; "F" = input "false".



WRITE TRUTH TABLE

W#	BWa#	BWb#	BWc#	BWd#	Function
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

Note14. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL.

Note15. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Power Supply Voltage		-1.0*~4.6	V
VDDQ	I/O Buffer Power Supply Voltage	With roop of to Voc	-1.0*~4.6	V
Vı	Input Voltage	With respect to Vss	-1.0~VDDQ+1.0**	V
Vo	Output Voltage		-1.0~VDDQ+1.0**	V
PD	Maximum Power Dissipation (VDD)		1.6	W
TOPR	Operating Temperature		0~70	°C
TSTG(bias)	Storage Temperature(bias)		-10~85	°C
Tstg	Storage Temperature		-65~150	°C

Note16.* This is −1.0V when pulse width≤2ns, and −0.5V in case of DC.

** This is −1.0V~VDDQ+1.0V when pulse width≤2ns, and −0.5V~VDDQ+0.5V in case of DC.

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

DC ELECTRICAL CHARACTERISTICS 1 (Ta=0~70°C, VDD=3.135~3.465V, unless otherwise noted)

Cumbal	Danamatan	0-	n disi a m	Lir	Limits			
Symbol	Parameter	Co	ndition	Min	Max	Unit		
VDD	Power Supply Voltage			3.135	3.465	V		
VDDQ	I/O Buffer Power Supply Voltage	VDDQ = 3.3V		3.135	3.465	. V		
VDDQ	1/O Buller Power Supply Voltage	VDDQ = 2.5V		2.375	2.625	V		
VIH	High lovel lawyt Valtage	VDDQ = 3.135~3.46	65V	2.0	- VDDQ+0.3*	V		
VIH	High-level Input Voltage	VDDQ = 2.375~2.62	25V	1.7	VDDQ+0.3	V		
\ /u	Law law law AVallaga	VDDQ = 3.135~3.46	65V	0.2*	0.8	V		
VIL	Low-level Input Voltage	VDDQ = 2.375~2.62	25V	-0.3*	0.7	V		
Vон	High-level Output Voltage	Iон = -2.0mA		VDDQ-0.4		V		
Vol	Low-level Output Voltage	IOL = 2.0mA			0.4	V		
	Input Leakage Current except ZZ and LBO#	VI = 0V ~ VDDQ			10			
ILI	Input Leakage Current of LBO#	VI = 0V ~ VDDQ			100	μΑ		
	Input Leakage Current of ZZ	VI = 0V ~ VDDQ			100			
ILO	Off-state Output Current	Vı (G#) ≥ Vıн, Vo =	: 0V ~ Vddq		10	μΑ		
ICC1	Dower Supply Current & Operating	Device selected; Output Open	6.0ns cycle(167MHz)		380	mA		
ICCI	Power Supply Current : Operating	VI≤VIL or VI≥VIH ZZ≤VIL	7.5ns cycle(133MHz)		350	IIIA		
ICC2	Davies Comple Compate Decelerated	Device deselected	6.0ns cycle(167MHz)		160			
1002	Power Supply Current : Deselected	Vı≤VıL or Vı≥VıH ZZ≤VIL	7.5ns cycle(133MHz)		130	mA		
ICC3	CMOS Standby Current (CLK stopped standby mode)	Vı≤Vss+0.2V or Vı≥	Device deselected; Output Open VI≤Vss+0.2V or VI≥VDDQ-0.2V CLK frequency=0Hz, All inputs static		30	mA		
ICC4	Snooze Mode Standby Current	Snooze mode ZZ≥Vppq-0.2V, LBO#≥Vpp-0.2V			30	mA		
ICC5	Stall Current	Device selected; Output Open CKE#≥VIH	6.0ns cycle(167MHz)		130	mA		
1000	Julian Guilletti	VI≤VSS+0.2V or VI≥VDDQ-0.2V	7.5ns cycle(133MHz)		120	IIIA		

Note17.*VILmin is -1.0V and VIH max is VDDQ+1.0V in case of AC(Pulse width≤2ns).

Note18."Device Deselected" means device is in power-down mode as defined in the truth table.



18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

DC ELECTRICAL CHARACTERISTICS 2 (Ta=0~70°C, VDD=2.375~2.625V, unless otherwise noted)

0	B	0	a alter a co	Lir	nits	Unit
Symbol	Parameter	Condition		Min	Max	Unit
VDD	Power Supply Voltage			2.375	2.625	V
VDDQ	I/O Buffer Power Supply Voltage			2.375	2.625	V
VIH	High-level Input Voltage			1.7	VDDQ+0.3*	V
VIL	Low-level Input Voltage			-0.3*	0.7	V
Voн	High-level Output Voltage	Iон = -2.0mA		VDDQ-0.4		V
VOL	Low-level Output Voltage	IoL = 2.0mA			0.4	V
	Input Leakage Current except ZZ and LBO#	VI = 0V ~ VDDQ			10	
ILI	Input Leakage Current of LBO#	VI = 0V ~ VDDQ			100	μA
	Input Leakage Current of ZZ	VI = 0V ~ VDDQ			100	
ILO	Off-state Output Current	Vi (G#) ≥ ViH, Vo =	0V ~ Vddq		10	μΑ
loor	Developed Comments Comments	Device selected; Output Open,	6.0ns cycle(167MHz)		380	4
ICC1	Power Supply Current : Operating	Vı≤Vı∟ or Vı≥Vıн, ZZ≤Vı∟	7.5ns cycle(133MHz)		350	mA
ICC2	Davies Cumply Cumput - Davidated	Device deselected	6.0ns cycle(167MHz)		160	^
1002	Power Supply Current : Deselected	VI≤VIL or VI≥VIH, ZZ≤VIL	7.5ns cycle(133MHz)		130	mA
ICC3	CMOS Standby Current (CLK stopped standby mode)	Device deselected; VI≤Vss+0.2V or VI≥ CLK frequency=0Hz	V _{DDQ} -0.2V		30	mA
ICC4	Snooze Mode Standby Current	Snooze mode ZZ≥VDDQ-0.2V, LBC			30	mA
		Device selected; Output Open,	6.0ns cycle(167MHz)		130	
ICC5	Stall Current	CKE#≥VIH VI≤VSS+0.2V or VI≥VDDQ-0.2V	7.5ns cycle(133MHz)		120	mA

Note17.*VI∟min is −1.0V and VIH max is VDDQ+1.0V in case of AC(Pulse width≤2ns).

Note18."Device Deselected" means device is in power-down mode as defined in the truth table.

CAPACITANCE

Cumbal	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Cı	Input Capacitance	VI=GND, VI=25mVrms, f=1MHz			6	рF
Co	Input / Output(DQ) Capacitance	Vo=GND, Vo=25mVrms, f=1MHz			8	рF

Note19. This parameter is sampled.

THERMAL RESISTANCE

4-Layer PC board mounted (70x70x1.6mmT)

Symbol	Parameter	Conditions		Unit		
Syllibol	Farameter	Conditions	Min	Тур	Max	Onit
θ JA	Thermal Resistance Junction Ambient	Air velocity=0m/sec		28		°C/W
		Air velocity=2m/sec		20		°C/W
θις	Thermal Resistance Junction to Case			6.6		°C/W

Note20. This parameter is sampled.

<u>AC ELECTRICAL CHARACTERISTICS</u> (Ta=0~70°C, VDD=3.135~3.465V or VDD=2.375~2.625V, unless otherwise noted) (1)MEASUREMENT CONDITION

Input pulse levelsVIH=VDDQ, VIL=0V

Input rise and fall times faster than or equal to 1V/ns

Input timing reference levelsVIH=VIL=0.5*VDDQ Output reference levelsVIH=VIL=0.5*VDDQ

Output loadFig.1




Fig.1 Output load




Fig.2 Tdly measurement

Fig.3 Tri-State measurement

- Note21.Valid Delay Measurement is made from the VDDQ/2 on the input waveform to the VDDQ/2 on the output waveform. Input waveform should have a slew rate of faster than or equal to 1V/ns.
- Note22.Tri-state toff measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial to final Value VDDQ/2.
- Note: the initial value is not Vol or Voh as specified in DC ELECTRICAL CHARACTERISTICS table.

 Note23. Tri-state ton measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial Value VDDQ/2 to its final Value.
 - Note: the final value is not Vol or VoH as specified in DC ELECTRICAL CHARACTERISTICS table.
- Note24.Clocks, Data, Address and control signals will be tested with a minimum input slew rate of faster than or equal to 1V/ns.

Renesas Technology Corp.

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

(2)TIMING CHARACTERISTICS

Symbol	Parameter		Limits			
		167	167MHz -16		133MHz -16	
		-1				
		Min	Max	Min	Max	
Clock						
tkhkh	Clock cycle time	6.0		7.5		ns
tkhkl	Clock HIGH time	2.7		3.0		ns
tklkh	Clock LOW time	2.7		3.0		ns
Output time	es					
tkhqv	Clock HIGH to output valid		3.8		4.2	ns
tkhqx	Clock HIGH to output invalid	1.5		1.5		ns
tKHQX1	Clock HIGH to output in LOW-Z	1.5		1.5		ns
tkhqz	Clock HIGH to output in High-Z	1.5	3.8	1.5	4.2	ns
tGLQV	G# to output valid		3.8		4.2	ns
tGLQX1	G# to output in Low-Z	0.0		0.0		ns
tGHQZ	G# to output in High-Z		3.8		4.2	ns
Setup Time	es					
tavkh	Address valid to clock HIGH	1.2		1.2		ns
tckeVKH	CKE# valid to clock HIGH	1.2		1.2		ns
tadvVKH	ADV valid to clock HIGH	1.2		1.2		ns
twvkh	Write valid to clock HIGH	1.2		1.2		ns
tbvkh	Byte write valid to clock HIGH (BWa#~BWd#)	1.2		1.2		ns
tevkh	Enable valid to clock HIGH (E1#,E2,E3#)	1.2		1.2		ns
tdvkh	Data In valid clock HIGH	1.2		1.2		ns
Hold Times	5	•			•	
tkhax	Clock HIGH to Address don't care	0.8		0.8		ns
tKHckeX	Clock HIGH to CKE# don't care	0.8		0.8		ns
tKHadvX	Clock HIGH to ADV don't care	0.8		0.8		ns
tkhwx	Clock HIGH to Write don't care	0.8		8.0		ns
tkhbx	Clock HIGH to Byte Write don't care	0.8		0.8		ne
INURY	(BWa#~BWb#)	0.6		0.0		ns
tkhex	Clock HIGH to Enable don't care (E1#,E2,E3#)	0.8		0.8		ns
tkhdx	Clock HIGH to Data In don't care	0.8		0.8		ns
ZZ						
tzzs	ZZ standby		2*tкнкн		2*tкнкн	ns
tzzrec	ZZ recovery		2*tкнкн		2*tкнкн	ns

Note25.All parameter except tzzs, tzzrec in this table are measured on condition that ZZ=LOW fix.


Note26.Test conditions is specified with the output loading shown in Fig.1 unless otherwise noted.

Note27. tkHQX1, tkHQZ, tGLQX1, tGHQZ are sampled.

Note28.LBO# is static and must not change during normal operation.




(3)READ TIMING




Note29.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note30. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note31.ZZ is fixed LOW.

(4)WRITE TIMING



Note32.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note33. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note34.ZZ is fixed LOW.


(5) READ/WRITE TIMING



Note35.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note36. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note37.ZZ is fixed LOW.


18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

(6) SNOOZE MODE TIMING



PACKAGE OUTLINE

Plastic 100pin 14x20 mm body



Note38. Dimensions *1 and *2 don't include mold flash. Note39 Dimension *3 doesn't include trim off set. Note40.All dimensions in millimeters.



18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

REVISION HISTORY

Rev. No.	History	Date	
0.0	First revision	June 4, 2001	Advanced Information
0.1	Fixed WRITE TRUTH TABLE	July 16, 2001	Advanced Information
0.2	Fixed Note8,13 and 14	March 28, 2002	Advanced Information
	Add -13(133MHz)		
0.3	Fixed THERMAL RESISTANCE	July 5, 2002	Preliminary
	Preliminary		
0.4	DC ELECTRICAL CHARACTERISTICS Changed VIH limit from 0.65VDDQ to 2.0 at 3.3V VDDQ Changed VIH limit from 0.65VDDQ to 1.7 at 2.5V VDDQ Changed VIL limit from 0.35VDDQ to 0.8 at 3.3V VDDQ Changed VIL limit from 0.35VDDQ to 0.7 at 2.5V VDDQ Changed ICC1 limit from 340mA to 380mA at 167MHz(-16) Changed ICC1 limit from 320mA to 350mA at 133MHz(-13) Changed ICC2 limit from 90mA to 160mA at 167MHz(-16) Changed ICC2 limit from 80mA to 130mA at 133MHz(-13) Changed ICC5 limit from 45mA to 130mA at 167MHz(-16) Changed ICC5 limit from 45mA to 120mA at 133MHz(-13)	August 6, 2002	Preliminary
	AC ELECTRICAL CHARACTERISTICS Changed tKHKL limit from 2.0ns to 2.7ns at 167MHz(-16) Changed tKLKH limit from 2.0ns to 2.7ns at 167MHz(-16) Changed tKHQX limit from 0.8ns to 1.5ns Changed tKHQX1 limit from 0.8ns to 1.5ns Changed tKHQZ limit from 0.8ns to 1.5ns		
0.5	DC ELECTRICAL CHARACTERISTICS Changed ILI limit from 10uA to 100uA (Input Leakage Current of ZZ and LBO#) Changed Icc3 and Icc4 limit from 20mA to 30mA (Standby Current)	January 14, 2003	Preliminary
1.0	The semiconductor operations of HITACHI and MITSUBISHI Electric were transferred to RENESAS Technology Corporation on April 1st 2003. AC ELECTRICAL CHARACTERISTICS	August 4, 2002	Droliminor:
1.0	Changed all Setup times from 1.5ns to 1.2ns at 167MHz(-16). Changed all Hold times from 0.5ns to 0.8ns at 167MHz(-16). Changed all Setup times from 1.5ns to 1.2ns at 133MHz(-13). Changed all Hold times from 0.5ns to 0.8ns at 133MHz(-13).	August 1, 2003	Preliminary
2.0	Eliminate preliminary Be guaranteed 2.5V operation Eliminate M5M5V5636GP-13 Changed PD(Maximum Power Dissipation) from 1180mW to 1.6W	March 15, 2004	

Renesas Technology Corp.

Nippon Bldg.,6-2,Oteamchi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

RF.I03C0074

© 2003 Renesas Technology Corp. New publication, effective March 2004. Specifications subject to change without notice.

