

#### STK14D88 32Kx8 Autostore nvSRAM

#### **FEATURES**

- 25, 35, 45 ns Read Access & R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Cycles
- 20-Year Non-volatile Data Retention
- Single 3.0V +20%, -10% Power Supply
- Commercial, Industrial Temperatures
- Small Footprint SOIC & SSOP Packages (RoHS-Compliant


#### DESCRIPTION

The Simtek STK14D88 is a 256Kb fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.

The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.

The Simtek nvSRAM is the first monolithic non-volatile memory to offer unlimited writes and reads. It is the highest performance, most reliable non-volatile memory available.




1

This product conforms to specifications per the terms of Simtek standard warranty. The product has completed Simtek internal qualification testing and has reached production status.

## BLOCK DIAGRAM

Г			
	1	Ŭ	48 🗆 V <sub>cc</sub>
NC	2		47 🗖 NC
A <sub>14</sub> [	3		46 🗆 <del>П</del> В
A <sub>12</sub> □	4		45 🗆 👿
A7 🗖	5		44 🗖 A <sub>13</sub>
A <sub>6</sub>	6		43 🗖 🗛
A <sub>5</sub> [	7		42 🗖 🗛
NC 🗆	8	(TOP)	41 🗖 NC
A4 🗆	9		40 🛛 A <sub>11</sub>
NC 🗆	10		39 🗖 NC
NC 🗆	11		38 🗆 NC
NC 🗆	12		37 🗆 NC
V <sub>ss</sub> []	13		36 🗆 V <sub>SS</sub>
NC 🗆	14		35 🏳 NC
	15		34 🗆 NC
DQ₀□	16		33 🗖 DQ6
A₃ 🗆	17		32 🗆 Ġ
A <sub>2</sub> [	18		31 🏳 A <sub>10</sub>
A₁ 🗆	19		30 🗆 E
$A_0$	20		29 🗖 DQ7
DQ <sub>1</sub>	21		28 🛛 DQ5
DQ <sub>2</sub>	22		27 🛛 DQ4
	23		26 🛛 DQ3
	24		25 🖓 V <sub>CC</sub>
L	48	- Pin SSC	)P




		E
Р		
SSOP	S S	

Relative PCB area usage. See page 17 for detailed package size specifications.

*ΜΤΕΚ* 

## PIN DESCRIPTIONS

Pin Name	I/O	Description
A <sub>14</sub> -A <sub>0</sub>	Input	Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array
DQ7-DQ0	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM
Ē	Input	Chip Enable: The active low $\overline{E}$ input selects the device
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location latched by the falling edge of $\overline{E}$
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high caused the DQ pins to tri-state.
V <sub>CC</sub>	Power Supply	Power: 3.3V, +10%, -20%
HSB	I/O	Hardware Store Busy: When low this output indicates a Store is in progress. When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional).
V <sub>CAP</sub>	Power Supply	Autostore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements.
V <sub>SS</sub>	Power Supply	Ground
(Blank)	No Connect	Unlabeled pins have no internal connections.



#### ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Voltage on Input Relative to Ground0.5V to 4.1V
Voltage on Input Relative to $V_{SS}$ 0.5V to ( $V_{CC}$ + 0.5V)
Voltage on $DQ_{0-7}$ or $\overline{HSB}$ 0.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias
Junction Temperature55°C to 140°C
Storage Temperature65°C to 150°C
Power Dissipation 1W
DC Output Current (1 output at a time, 1s duration) 15mA

 $\begin{array}{l} \textbf{NF (SOP-32) PACKAGE THERMAL CHARACTERISTICS} \\ \theta_{jc} \ 5.4 \ C/W; \ \theta_{ja} \ 44.3 \ [0fpm], \ 37.9 \ [200fpm], \ 35.1 \ C/W \ [500fpm]. \\ \textbf{RF (SSOP-48) PACKAGE THERMAL CHARACTERISTICS} \\ \theta_{jc} \ 6.2 \ C/W; \ \theta_{ja} \ 51.1 \ [0fpm], \ 44.7 \ [200fpm], \ 41.8 \ C/W \ [500fpm]. \\ \end{array}$ 

**DC CHARACTERISTICS** 

#### Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## $(V_{CC} = 2.7V-3.6V)$

SYMBOL		СОММ	ERCIAL	INDU	ISTRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub>	Average V <sub>CC</sub> Current		65 55 50		70 60 55	mA mA mA	$t_{AVAV} = 25ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, $V_{CC}$ = max Average current for duration of STORE cycle ( $t_{STORE}$ )
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 3V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during <i>AutoStore</i> ™ Cycle		3		3	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Levels)		3		3	mA	$\label{eq:constraint} \begin{array}{l} \overline{E} \geq (V_{CC} \mbox{-}0.2V) \\ \mbox{All Others } V_{IN} \leq 0.2V \mbox{ or } \geq (V_{CC} \mbox{-}0.2V) \\ \mbox{Standby current level after nonvolatile} \\ \mbox{cycle complete} \end{array}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
VIH	Input Logic "1" Voltage	2.0	$V_{CC} + 0.5$	2.0	V <sub>CC</sub> + 0.5	V	All Inputs
VIL	Input Logic "0" Voltage	V <sub>SS</sub> -0.5	0.8	$V_{SS}$ –0.5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-2mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	
V <sub>CC</sub>	Operating Voltage	2.7	3.6	2.7	3.6	V	3.3V +10%, -20%
V <sub>CAP</sub>	Storage Capacitance	17	120	17	120	μF	Between $V_{\mbox{CAP}}$ pin and $V_{\mbox{SS}},$ 5V rated.
NV <sub>C</sub>	Nonvolatile STORE operations	200		200		К	
DATA <sub>R</sub>	Data Retention	20		20		Years	@ 55 deg C

Note: The HSB pin has  $I_{OUT}$ =-10 uA for V<sub>OH</sub> of 2.4 V, this parameter is characterized but not tested.






## AC TEST CONDITIONS


	Levels	
Input Rise a	and Fall Times	≤ 5ns
Input and C	Output Timing Reference Levels	1.5V
Output Loa	dSee	Figure 1 and 2

## $\textbf{CAPACITANCE}^{b} \qquad (T_{A}=25^{\circ}C,\,f=1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	7	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note b: These parameters are guaranteed but not tested.








Figure 2: AC Output Loading for Tristate Specs ( $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WLQZ}$ ,  $t_{WHQZ}$ ,  $t_{GLQX}$ ,  $t_{GHQZ}$ )



#### SRAM READ CYCLES #1 & #2

NO.		SYMBOLS		PARAMETER	STK14	D88-25	STK14	D88-35	STK14D88-45		UNITS
NO.	#1	#2	Alt.	PARAIMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
2	t <sub>AVAV</sub> c	t <sub>ELEH</sub> c	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
3	t <sub>AVQV</sub> d	t <sub>AVQV</sub> d	t <sub>AA</sub>	Address Access Time		25		35		45	ns
4		t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20	ns
5	t <sub>AXQX</sub> d	t <sub>AXQX</sub> d	t <sub>OH</sub>	Output Hold after Address Change	3		3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Address Change or Chip Enable to Output Active	3		3		3		ns
7		t <sub>EHQZ</sub> e	t <sub>HZ</sub>	Address Change or Chip Disable to Output Inactive		10		13		15	ns
8		t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9		t <sub>GHQZ</sub> <sup>e</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
10		t <sub>ELICCH</sub> b	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11		t <sub>EHICCL</sub> b	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns


Note c: W must be high during SRAM READ cycles.

Note d: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both low


Note e: Measured  $\pm$  200mV from steady state output voltage.

Note f: HSB must remain high during READ and WRITE cycles.

## SRAM READ CYCLE #1: Address Controlled<sup>c,d,f</sup>



## SRAM READ CYCLE #2: E Controlled<sup>c,f</sup>



Document Control #ML0033 Rev 2.0 Jan 2008




### SRAM WRITE CYCLES #1 & #2

NG		SYMBOLS		PARAMETER	STK14	D88-25	STK14D88-35		STK1D88-45		
NO.	#1	#2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> <sup>e, g</sup>		t <sub>WZ</sub>	Write Enable to Output Disable		10		13		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	3		3		3		ns


Note g: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state.

Note h:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

## SRAM WRITE CYCLE #1: W Controlled<sup>g,h</sup>



## SRAM WRITE CYCLE #2: E Controlled<sup>g,h</sup>



Document Control #ML0033 Rev 2.0 Jan 2008





#### AutoStore™/POWER-UP RECALL


NO.	SYMBOLS		PARAMETER		STK14D88		NOTES
NO.	Standard	Alternate		MIN	MAX	UNITS	NOTES
22	t <sub>HRECALL</sub>		Power-up RECALL Duration		20	ms	i
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms	j,k
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level		2.65	V	
25	V <sub>CCRISE</sub>		V <sub>CC</sub> Rise Time	150		μS	

Note i:  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ 

Note j: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place

Note k: Industrial Grade Devices require 15 ms MAX.

### AutoStore™/POWER-UP RECALL



Note: Read and Write cycles will be ignored during STORE, RECALL and while V<sub>CC</sub> is below V<sub>SWITCH</sub>






## SOFTWARE-CONTROLLED STORE/RECALL CYCLE<sup>I,m</sup>

	NO. Symb	bols		STK14D88-35		STK14D88-35		STK14D88-45			NOTES
NO.	E Cont	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
26	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns	m
27	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up Time	0		0		0		ns	
28	t <sub>ELEH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		25		30		ns	
29	t <sub>EHAX</sub>		Address Hold Time	1		1		1		ns	
30	t <sub>RECALL</sub>		RECALL Duration		50		50		50	μS	

Note I: The software sequence is clocked on the falling edge of  $\overline{E}$  controlled READs

Note m: The six consecutive addresses must be read in the order listed in the Software STORE/RECALL Mode Selection Table. W must be high during all six consecutive cycles.

## **SOFTWARE** STORE/RECALL CYCLE: $\overline{E}$ and $\overline{G}$ CONTROLLED<sup>m</sup>






# STK14D88

### HARDWARE STORE CYCLE

	SYM	BOLS	DADAMETED	STK1	4D88		NOTES
	Standard	Alternate	PARAMETER  Hardware STORE to SRAM Disabled	MIN	MAX	UNITS	NOTES
31	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Hardware STORE to SRAM Disabled	1	70	μS	n
32	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	

Note n: Read and Write cycles in Progress before HSB is asserted are given this minimum amount of time to complete.

## HARDWARE STORE CYCLE




### **Soft Sequence Commands**

NO.	SYMBOLS	PARAMETER	STK14 D88		UNITS	NOTES
	Standard			MAX		
34	t <sub>SS</sub>	Soft Sequence Processing Time		70	μS	o,p

Notes:

o: This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.

p: Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.





### MODE SELECTION

Ē	w	G	A <sub>14</sub> -A <sub>0</sub>	Mode	I/O	Power	Notes
Н	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Х	Х	Write SRAM	Input Data	Active	
L	н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x03F8	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active	q,r,s
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x07F0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active	q,r,s
L	н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output Data Output Data Output Data Output Data Output Data Output Data	Active	q,r,s
			0x0FC0	Nonvolatile Store	Output High Z	I <sub>CC2</sub>	
L	н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	q,r,s

Notes

q: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

r: While there are 15 addresses on the STK14D88, only the lower 14 are used to control software modes

s: I/O state depends on the state of  $\overline{G}.$  The I/O table shown assumes  $\overline{G}$  low



## **nvSRAM OPERATION**

#### nvSRAM

The STK14D88 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14D88 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 200K STORE operations.

#### SRAM READ

The STK14D88 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low while  $\overline{W}$  and HSB are high. The address specified on pins A<sub>0-16</sub> determine which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by  $\overline{E}$  and  $\overline{G}$ , the outputs will be valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and will remain valid until another address change or until either  $\overline{E}$  or  $\overline{G}$  is brought high, or  $\overline{W}$  or HSB is brought low.




Figure 3: AutoStore Mode

#### SRAM WRITE

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ0-7 will be written into memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

#### AutoStore OPERATION

The STK14D88 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation is a unique feature of Simtek Quantum Trap technology is enabled by default on the STK14D88.

During normal operation, the device will draw current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part will automatically disconnect the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation will be initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 3 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of the capacitor. The voltage on the  $V_{CAP}$  pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on W to hold it inactive during power up.

To reduce unneeded nonvolatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation



has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.

## HARDWARE STORE (HSB) OPERATION

The STK14D88 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14D88 will conditionally initiate a STORE operation after  $t_{DELAY}$ . An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin has a very resistive pullup and is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14D88 will continue SRAM operations for  $t_{DELAY}$ . During  $t_{DELAY}$ , multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low, it will be allowed a time,  $t_{DELAY}$ , to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

If HSB is not used, it should be left unconnected.

## HARDWARE RECALL (POWER-UP)

During power up or after any low-power condition ( $V_{CC}$ < $V_{SWITCH}$ ), an internal RECALL request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle will automatically be initiated and will take t<sub>HRECALL</sub> to complete.

### SOFTWARE STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14D88 software STORE cycle is initiated by executing sequential E controlled READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the nonvolatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed. To initiate the software STORE cycle, the following READ sequence must be performed:

1	Read Address	0x0E38	Valid READ
2	Read Address	0x31C7	Valid READ
3	Read Address	0x03E0	Valid READ
4	Read Address	0x3C1F	Valid READ
5	Read Address	0x303F	Valid READ
6	Read Address	0x0FC0	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence. After the  $t_{\text{STORE}}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

### SOFTWARE RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

1	Read Address	0x0E38	Valid READ
2	Read Address	0x31C7	Valid READ
3	Read Address	0x03E0	Valid READ
4	Read Address	0x3C1F	Valid READ
5	Read Address	0x303F	Valid READ
6	Read Address	0x0C63	Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the nonvolatile storage elements.



### DATA PROTECTION

The STK14D88 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when  $V_{CC}$ <V<sub>SWITCH</sub>.

If the STK14D88 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low) at power-up, after a RECALL, or after a STORE, the WRITE will be inhibited until a negative transition on  $\overline{E}$  or  $\overline{W}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

### **BEST PRACTICES**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- · The non-volatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, etc. should always program a unique NV pattern (e.g., complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state (autostore enabled, etc.). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, etc.).
- If autostore has been firmware disabled, it will not reset to "autostore enabled" on every power down event captured by the nvSRAM. The application firmware should re-enable or re-disable autostore on each reset sequence based on the behavior desired.

• The V<sub>cap</sub> value specified in this datasheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V<sub>cap</sub> value because the nvSRAM internal algorithm calculates V<sub>cap</sub> charge time based on this max Vcap value. Customers that want to use a larger V<sub>cap</sub> value to make sure there is extra store charge and store time should discuss their V<sub>cap</sub> size selection with Simtek to understand any impact on the V<sub>cap</sub> voltage level at the end of a t<sub>RECALL</sub> period.

## LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK14D88 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Figure 4 shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range,  $V_{CC}$ =3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14D88 depends on the following items:




Figure 4 - Current vs. Cycle Time



## NOISE CONSIDERATIONS

The STK14D88 is a high-speed memory and so must have a high-frequency bypass capacitor of 0.1  $\mu$ F connected between both V<sub>CC</sub> pins and V<sub>SS</sub> ground plane with no plane break to chip V<sub>SS</sub>. Use leads and traces that are as short as possible. As with all high-speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.

#### PREVENTING AUTOSTORE

The AutoStore function can be disabled by initiating an *AutoStore Disable* sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the *AutoStore Disable* sequence, the following sequence of  $\overline{E}$  controlled or  $\overline{G}$  controlled READ operations must be performed:

1	Read Address	0x0E38	Valid READ
2	Read Address	0x31C7	Valid READ
3	Read Address	0x03E0	Valid READ
4	Read Address	0x3C1F	Valid READ
5	Read Address	0x303F	Valid READ
6	Read Address	0x03F8	AutoStore Disable

The AutoStore can be re-enabled by initiating an *AutoStore Enable* sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the *AutoStore Enable* sequence, the following sequence of  $\overline{E}$  con-

trolled or  $\overline{G}$  controlled READ operations must be performed:


1	Read Address	0x0E38	Valid READ
2	Read Address	0x31C7	Valid READ
3	Read Address	0x03E0	Valid READ
4	Read Address	0x3C1F	Valid READ
5	Read Address	0x303F	Valid READ
6	Read Address	0x07F0	AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

In all cases, make sure the READ sequence is uninterrupted. For example, an interrupt that occurs in the sequence that reads the nvSRAM would abort this sequence, resulting in an error.



#### **ORDERING INFORMATION**



R=Plastic 48-pin 300 mil SSOP(25 mil pitch)



## **Ordering Codes**

#### Part Number STK14D88-NF25 STK14D88-NF35 STK14D88-NF45 STK14D88-NF25TR STK14D88-NF35TR STK14D88-NF45TR STK14D88-RF25 STK14D88-RF35 STK14D88-RF45 STK14D88-RF25TR STK14D88-RF35TR STK14D88-RF45TR STK14D88-NF25I STK14D88-NF35I STK14D88-NF45I STK14D88-NF25ITR STK14D88-NF35ITR STK14D88-NF45ITR STK14D88-RF25I STK14D88-RF35I STK14D88-RF45I STK14D88-RF25ITR STK14D88-RF35ITR STK14D88-RF45ITR

#### Description

3V 32Kx 8 AutoStore nvSRAM SOP32-300 3V 32Kx 8 AutoStore nvSRAM SSOP48-300 3V 32Kx 8 AutoStore nvSRAM SOP32-300 3V 32Kx 8 AutoStore nvSRAM SSOP48-300 3V 32Kx 8 AutoStore nvSRAM SSOP48-300

#### Access Times

25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time 25 ns access time 35 ns access time 45 ns access time


#### Temperature

Commercial Industrial Industrial




## PACKAGE DRAWINGS


#### 32 Pin 300 mil SOIC






## 48 Pin 300 mil SSOP





SIDE VIEW





MIN

MAX

MIN

MAX







#### Document Control #ML0033 Rev 2.0 Jan 2008

DIM = INCHES

DIM = mm

### **Document Revision History**

Rev	Date	Change						
1.0	December 2004	Initial Revision	Initial Revision					
1.1	February 2005		Fixed Number of pins typographical error, "R" package on Order Infor- mation Page, Corrected to 48 pins from incorrect value of 40					
1.3	August 2005							
		Parameter	Old Value	New Value	Notes			
		I <sub>CC3</sub> Max Com	n. 5 mA	10 mA				
		I <sub>CC3</sub> Max Ind.	5 mA	10 mA				
		I <sub>SB</sub> Max Com.	2 mA	3 mA				
		I <sub>SB</sub> Max Ind.	2 mA	3 mA				
1.4	December 2005							
		Parameter	Old Value	New Value	Notes			
		t <sub>RECALL</sub> t <sub>SS</sub>	60 us Undefined	50 us 70 us	Typographical Error In Datasheet			
		NV <sub>c</sub>	1 Million	500K	New Nonvolatile Store Cycle Spec			
		DATA <sub>R</sub>	100 Years at Unspecified Temperature	20 Years @ Max Temperature	New Data Retention Specification			
		``						
1.5	February 2006	Added back a missing Mode table.						
1.6	March 2006	Removed "Leaded" Lead Finish package offering						



1.7	February 2007	Added tape and reel ordering option Added product order code listing Added package drawings Reformatted entire document Deleted G-Controlled Soft Sequence				
			Parameter	Old Value	New Value	Notes
			NV <sub>C</sub>	500K 20 Years @	200K 20 Years @	New Nonvolatile Store Cycle Spec New Data Retention
			DATA <sub>R</sub> V <sub>switch</sub> Min.	85 C 2.55 V	55 C	Spec No Min. Spec
			I <sub>OUT</sub> (HSB) t <sub>ELAX</sub> , t <sub>GLAX</sub>	20 ns	-10 uA	Not Specified Before Removed
			t <sub>EHAX</sub> , t <sub>GHAX</sub>		1 ns	New Spec
			t <sub>DELAY</sub> Max.	200-20	70 us	New Spec
			t <sub>HLBL</sub> t <sub>SS</sub>	300ns 70 uS Min.	70 uS Max.	Spec Not Required Typo
2.0	January 2008	Page	e 3: added thern	nal characteris	stics.	
		desc Read	e 5: in the SRAI ription for t <sub>ELQ</sub> d Cycle Time; u ged title to add	<sub>X</sub> and t <sub>EHOZ</sub> a updated SRAM	s #1 and #2 and changed 1 Read Cycle	table, revised parameter Symbol #2 to <sup>t</sup> ELEH for #2 timing diagram and
		Page Cycle	e 8: revised the e diagram.	e notes below	the Software	e-Controlled Store/Recall
		Page A <sub>0</sub> .	e 10: in the Mo	de Selection ta	able, change	d fourth column to A <sub>14</sub> -
		Page 11: under AutoStore Operation, revised text to read: "Refer to t DC CHARACTERISTICS table for the size of the capacitor."				
		Page 12: under Hardware Store (HSB) Operation, revised first para- graph to read "The HSB pin has a very resistive pullup"				
		Page	e 13: added bes	t practices sec	ction.	
		Page 16: added access times to Ordering Information table.				

#### SIMTEK STK14D88 Datasheet, January 2008

Copyright 2008, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MER-CHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.

