

32Kx8 AutoStore nvSRAM

FEATURES

- 25, 35, 45 ns Read Access & R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 1 Million STORE Cycles
- 100-Year Non-volatile Data Retention
- Single 5V <u>+</u>10% Power Supply
- Commercial, Industrial, Military Temperatures
- 32-Pin 300 mil SOIC (RoHS-Compliant)
- 32-pin CDIP and LCC Packages


DESCRIPTION

The Simtek STK14C88 is a 256Kb fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.

The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation). Both STORE and RECALL operations are also available under software control.


The Simtek nvSRAM is the first monolithic non-volatile memory to offer unlimited writes and reads. It is the highest performance, most reliable non-volatile memory available.



BLOCK DIAGRAM

PIN CONFIGURATIONS

| | | \bigcirc | |
|-------------------|----|------------|----------------------|
| | 1 | | 32 🗆 V _{cc} |
| A ₁₄ □ | 2 | | 31 🗆 HSB |
| A ₁₂ | 3 | | 30 🗆 👿 |
| A7 🗆 | 4 | | 29 🛛 A ₁₃ |
| A ₆ □ | 5 | | 28 🗖 🗛 |
| A₅ 🗆 | 6 | | 27 🗖 🗛 |
| A4 🗆 | 7 | | 26 🗋 A ₁₁ |
| A3 🗖 | 8 | (TOP) | 25 🗆 Ġ |
| NC 🗆 | 9 | | 24 🗆 NC |
| A₂ □ | 10 | | 23 🗋 A ₁₀ |
| A₁ 🗆 | 11 | | 22 🗆 🔁 |
| A₀ 🗆 | 12 | | 21 🗌 DQ7 |
| DQ₀□ | 13 | | 20 🗆 DQ ₆ |
| DQ₁□ | 14 | | 19 □ DQ₅ |
| DQ ₂ | 15 | | 18 □ DQ₄ |
| Vss 🗆 | 16 | | 17 🗖 DQ3 |
| l | | | |



32-Pin 450 mil LCC

32-Pin 300 mil SOIC 32-Pin 300 mil CDIP

PIN DESCRIPTIONS

| Pin Name | I/O | Description |
|----------------------------------|--------------|--|
| A ₁₄ -A ₀ | Input | Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array |
| DQ ₇ -DQ ₀ | I/O | Data: Bi-directional 8-bit data bus for accessing the nvSRAM |
| Ē | Input | Chip Enable: The active low \overline{E} input selects the device |
| W | Input | Write Enable: The active low \overline{W} enables data on the DQ pins to be written to the address location latched by the falling edge of \overline{E} |
| G | Input | Output Enable: The active low \overline{G} input enables the data output buffers during read cycles. De-asserting \overline{G} high caused the DQ pins to tri-state. |
| V _{CC} | Power Supply | Power: 5.0V, <u>+</u> 10% |
| HSB | I/O | Hardware Store Busy: When low this output indicates a Store is in progress. When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional). |
| V _{CAP} | Power Supply | AutoStore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements. |
| V _{SS} | Power Supply | Ground |



ABSOLUTE MAXIMUM RATINGS^a

| Voltage on Input Relative to Ground | –0.5V to 7.0V |
|--|-------------------------------|
| Voltage on Input Relative to V _{SS} 0.6 | V to (V _{CC} + 0.5V) |
| Voltage on DQ ₀₋₇ or HSB0.5 | V to (V _{CC} + 0.5V) |
| Temperature under Bias | 55°C to 125°C |
| Storage Temperature | 65°C to 150°C |
| Power Dissipation | |
| DC Output Current (1 output at a time, 1s duration | n)15mA |

DC CHARACTERISTICS

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

$(V_{CC} = 5.0V \pm 10\%)^{e}$

| SYMBOL | PARAMETER | СОММ | ERCIAL | _ | STRIAL/ litary | UNITS | NOTES |
|-------------------------------|---|----------------------|----------------------|----------------------|----------------------|----------------|---|
| | | MIN | MAX | MIN | MAX | | |
| I _{CC1} b | Average V _{CC} Current | | 97 80 70 | | 100 85 70 | mA mA mA | $t_{AVAV} = 25ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ |
| I _{CC2} ^c | Average V _{CC} Current during STORE | | 3 | | 3 | mA | All Inputs Don't Care, V _{CC} = max |
| I _{CC3} b | Average V _{CC} Current at t _{AVAV} = 200ns 5V, 25°C, Typical | | 10 | | 10 | mA | $\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels |
| I _{CC4} ^c | Average V _{CAP} Current during AutoStore Cycle | | 2 | | 2 | mA | All Inputs Don't Care |
| I _{SB1} ^d | Average V _{CC} Current (Standby, Cycling TTL Input Levels) | | 30 25 22 | | 31 26 23 | mA mA mA | $\begin{array}{l} t_{AVAV} = 25ns, \overline{E} \geq V_{IH} \\ t_{AVAV} = 35ns, \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \overline{E} \geq V_{IH} \end{array}$ |
| I _{SB2} ^d | V _{CC} Standby Current (Standby, Stable CMOS Input Levels) | | 1.5 | | 1.5 | mA | $\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \end{split}$ |
| I _{ILK} | Input Leakage Current | | ±1 | | ±1 | μΑ | $V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} |
| I _{OLK} | Off-State Output Leakage Current | | ±5 | | ±5 | μΑ | $\begin{array}{l} V_{CC} = max \\ V_{IN} = V_{SS} \text{ to } V_{CC}, \ \overline{E} \text{ or } \overline{G} \geq V_{IH} \end{array}$ |
| VIH | Input Logic "1" Voltage | 2.2 | V _{CC} + .5 | 2.2 | V _{CC} + .5 | V | All Inputs |
| V _{IL} | Input Logic "0" Voltage | V _{SS} – .5 | 0.8 | V _{SS} – .5 | 0.8 | V | All Inputs |
| V _{OH} | Output Logic "1" Voltage | 2.4 | | 2.4 | | V | I _{OUT} =-4mA except HSB |
| V _{OL} | Output Logic "0" Voltage | | 0.4 | | 0.4 | V | I _{OUT} = 8mA except HSB |
| V _{BL} | Logic "0" Voltage on HSB Output | | 0.4 | | 0.4 | V | I _{OUT} = 3mA |
| T _A | Operating Temperature | 0 | 70 | -40/-55 | 85/125 | °C | |

Note b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: I_{CC_2} and I_{CC_4} are the average currents required for the duration of the respective STORE cycles (t_{STORE}).

Note d: $\overline{E} \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

Note e: V_{CC} reference levels throughout this datasheet refer to V_{CC} if that is where the power supply connection is made, or V_{CAP} if V_{CC} is connected to ground.

AC TEST CONDITIONS

| Input Pulse Levels | 0V to 3V |
|--|-------------|
| Input Rise and Fall Times | ≤ 5ns |
| Input and Output Timing Reference Levels | 1.5V |
| Output Load Se | ee Figure 1 |

CAPACITANCE^f $(T_A = 25^{\circ}C, f = 1.0MHz)$

| SYMBOL | PARAMETER | MAX | UNITS | CONDITIONS |
|------------------|--------------------|-----|-------|----------------------|
| C _{IN} | Input Capacitance | 5 | pF | $\Delta V = 0$ to 3V |
| C _{OUT} | Output Capacitance | 7 | pF | $\Delta V = 0$ to 3V |

Note f: These parameters are guaranteed but not tested.

Downloaded from Elcodis.com electronic components distributor




Figure 1: AC Output Loading



SRAM READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)^{e}$


| | SYMBOLS | 5 | | STK14 | C88-25 | STK14 | C88-35 | STK14 | C88-45 | |
|-----|---|------------------|---|-------|--------|-------|--------|-------|--------|-------|
| NO. | #1, #2 | Alt. | PARAMETER | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| 1 | t _{ELQV} | t _{ACS} | Chip Enable Access Time | | 25 | | 35 | | 45 | ns |
| 2 | t _{AVAV} ^g , t _{ELEH} ^g | t _{RC} | Read Cycle Time | 25 | | 35 | | 45 | | ns |
| 3 | t _{AVQV} h | t _{AA} | Address Access Time | | 25 | | 35 | | 45 | ns |
| 4 | t _{GLQV} | t _{OE} | Output Enable to Data Valid | | 10 | | 15 | | 20 | ns |
| 5 | t _{AXQX} ^h | t _{OH} | Output Hold after Address Change | 5 | | 5 | | 5 | | ns |
| 6 | t _{ELQX} | t _{LZ} | Address Change or Chip Enable to Output Active | 5 | | 5 | | 5 | | ns |
| 7 | t _{EHQZ} i | t _{HZ} | Address Change or Chip Disable to Output Inactive | | 10 | | 13 | | 15 | ns |
| 8 | t _{GLQX} | t _{OLZ} | Output Enable to Output Active | 0 | | 0 | | 0 | | ns |
| 9 | t _{GHQZ} i | t _{OHZ} | Output Disable to Output Inactive | | 10 | | 13 | | 15 | ns |
| 10 | t _{ELICCH} f | t _{PA} | Chip Enable to Power Active | 0 | | 0 | | 0 | | ns |
| 11 | t _{EHICCL} f | t _{PS} | Chip Disable to Power Standby | | 25 | | 35 | | 45 | ns |

Note g: \overline{W} and \overline{HSB} must be high during SRAM READ cycles.


Note h: I/O state assumes \overline{E} and $\overline{G} \le V_{IL}$ and $\overline{W} \ge V_{IH}$; device is continuously selected.

Note i: Measured \pm 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{g, h}



SRAM READ CYCLE #2: \overline{E} and \overline{G} Controlled⁹





SRAM WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)^{e}$


| | | SYMBOLS | | | STK14 | C88-25 | STK14 | C88-35 | STK14C88-45 | | |
|-----|-----------------------------------|-------------------|-----------------|----------------------------------|-------|--------|-------|--------|-------------|-----|-------|
| NO. | #1 | #2 | Alt. | PARAMETER | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| 12 | t _{AVAV} | t _{AVAV} | t _{WC} | Write Cycle Time | 25 | | 35 | | 45 | | ns |
| 13 | t _{WLWH} | t _{WLEH} | t _{WP} | Write Pulse Width | 20 | | 25 | | 30 | | ns |
| 14 | t _{ELWH} | t _{ELEH} | t _{CW} | Chip Enable to End of Write | 20 | | 25 | | 30 | | ns |
| 15 | t _{DVWH} | t _{DVEH} | t _{DW} | Data Set-up to End of Write | 10 | | 12 | | 15 | | ns |
| 16 | t _{WHDX} | t _{EHDX} | t _{DH} | Data Hold after End of Write | 0 | | 0 | | 0 | | ns |
| 17 | t _{AVWH} | t _{AVEH} | t _{AW} | Address Set-up to End of Write | 20 | | 25 | | 30 | | ns |
| 18 | t _{AVWL} | t _{AVEL} | t _{AS} | Address Set-up to Start of Write | 0 | | 0 | | 0 | | ns |
| 19 | t _{WHAX} | t _{EHAX} | t _{WR} | Address Hold after End of Write | 0 | | 0 | | 0 | | ns |
| 20 | t _{WLQZ} ^{i, j} | | t _{WZ} | Write Enable to Output Disable | | 10 | | 13 | | 15 | ns |
| 21 | t _{WHQX} | | t _{OW} | Output Active after End of Write | 5 | | 5 | | 5 | | ns |

Note j: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state.


Note k: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

Note I: HSB must be high during SRAM WRITE cycles.

SRAM WRITE CYCLE #1: \overline{W} Controlled^{k, I}



SRAM WRITE CYCLE #2: E Controlled^{k, I}



Document Control #ML0014 Rev 2.0 Feb, 2008

HARDWARE MODE SELECTION

| Ē | w | HSB | A ₁₃ - A ₀ (hex) | MODE | I/O | POWER | NOTES |
|---|---|-----|--|-------------------|---------------|------------------|-------|
| Н | Х | Н | Х | Not Selected | Output High Z | Standby | |
| L | Н | Н | Х | Read SRAM | Output Data | Active | t |
| L | L | Н | Х | Write SRAM | Input Data | Active | |
| Х | Х | L | Х | Nonvolatile STORE | Output High Z | I _{CC2} | m |

Note m: HSB STORE operation occurs only if an SRAM WRITE has been done since the last nonvolatile cycle. After the STORE (if any) completes, the part will go into standby mode, inhibiting all operations until HSB rises.

HARDWARE STORE CYCLE


 $(V_{CC} = 5.0V \pm 10\%)^{e}$

| NO. | SYMBOLS | | PARAMETER | STK1 | 4C88 | UNITS | NOTES |
|-----|----------------------|-------------------|-------------------------------------|------|------|-------|-------|
| | Standard | Alternate | PARAMEIER | MIN | MAX | UNITS | NOTES |
| 22 | t _{STORE} | t _{HLHZ} | STORE Cycle Duration | | 10 | ms | n |
| 23 | t _{DELAY} | t _{HLQZ} | Time Allowed to Complete SRAM Cycle | 1 | | μS | n |
| 24 | t _{RECOVER} | t _{HHQX} | Hardware STORE High to Inhibit Off | | 700 | ns | n, o |
| 25 | t _{HLHX} | | Hardware STORE Pulse Width | 15 | | ns | |
| 26 | t _{HLBL} | | Hardware STORE Low to STORE Busy | | 300 | ns | |

Note n: \overline{E} and \overline{G} low and \overline{W} high for output behavior.

Note o: t_{RECOVER} is only applicable after t_{STORE} is complete.

HARDWARE STORE CYCLE








AutoStore™/POWER-UP RECALL

 $(V_{CC} = 5.0V \pm 10\%)^{e}$

| NO | SYMBOLS | | PARAMETER | STK1 | 4C88 | UNITS | NOTES |
|-----|----------------------|-------------------|---|------|------|-------|-------|
| NO. | Standard | Alternate | PARAMEIER | MIN | MAX | UNITS | NOTES |
| 27 | t _{RESTORE} | | Power-up RECALL Duration | | 550 | μS | р |
| 28 | t _{STORE} | t _{HLHZ} | STORE Cycle Duration | | 10 | ms | n, q |
| 29 | t _{VSBL} | | Low Voltage Trigger (V _{SWITCH}) to HSB Low | | 300 | ns | I |
| 30 | t _{DELAY} | t _{BLQZ} | Time Allowed to Complete SRAM Cycle | 1 | | μS | n |
| 31 | V _{SWITCH} | | Low Voltage Trigger Level | 4.0 | 4.5 | V | |
| 32 | V _{RESET} | | Low Voltage Reset Level | | 3.6 | V | |

Note p: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH}. Note q: HSB is asserted low for 1µs when V_{CAP} drops through V_{SWITCH}. If an SRAM WRITE has not taken place since the last nonvolatile cycle, HSB will be released and no STORE will take place.

AutoStore™/POWER-UP RECALL



SOFTWARE STORE/RECALL MODE SELECTION

| Ē | w | A ₁₃ - A ₀ (hex) | MODE | I/O | POWER | NOTES |
|---|---|--|--|--|------------------|------------|
| L | н | 0E38 31C7 03E0 3C1F 303F | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM | Output Data Output Data Output Data Output Data Output Data | Active | n, r, s, t |
| | | 0FC0 | Nonvolatile STORE | Output High Z | I _{CC2} | _ |
| L | Н | 0E38 31C7 03E0 3C1F 303F 0C63 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i> | Output Data Output Data Output Data Output Data Output Data Output High Z | Active | n, r, s, t |

SOFTWARE-CONTROLLED STORE/RECALL CYCLE^V

STK14C88-25 STK14C88-35 STK14C88-45 SYMBOLS NO. UNITS NOTES PARAMETER Standard Alternate MIN MAX MIN MAX MIN MAX 33 STORE/RECALL Initiation Cycle Time 25 35 45 ns n t_{AVAV} t_{RC} 34 0 0 0 Address Set-up Time ns u,v t_{AVEL} t_{AS} 35 Clock Pulse Width 20 25 30 t_{ELEH} t_{CW} ns u,v 36 Address Hold Time 20 20 20 ns u, v t_{ELAX} 37 **RECALL** Duration 20 20 20 t_{RECALL} μS

Note r: The six consecutive addresses must be in the order listed. W must be high during all six consecutive E controlled cycles to enable a nonvolatile cycle.


Note s: While there are 15 addresses on the STK14C88, only the lower 14 are used to control software modes.

Note t: I/O state assumes $\overline{G} \leq V_{II}$. Activation of nonvolatile cycles does not depend on state of \overline{G} .

Note u: The software sequence is clocked on the falling edge of E controlled READs without involving G (double clocking will abort the sequence). See application note: MA0002 http://www.simtek.com/attachments/appNote02.pdf.

Note v: The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE STORE/RECALL CYCLE: E CONTROLLED^V



Downloaded from Elcodis.com electronic components distributor



 $(V_{CC} = 5.0V \pm 10\%)^{e}$

nvSRAM OPERATION

The STK14C88 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to nonvolatile elements (the *STORE* operation) or from nonvolatile elements to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

NOISE CONSIDERATIONS

The STK14C88 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1μ F connected between V_{CAP} and V_{SS}, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK14C88 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} and \overline{HSB} are high. The address specified on pins A₀₋₁₄ determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of \underline{t}_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} or HSB is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{CAP} < V_{RESET}$), an internal *RECALL* request will be latched. When V_{CAP} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

If the STK14C88 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{cc} or between \overline{E} and system V_{cc} .

SOFTWARE NONVOLATILE STORE

The STK14C88 software *STORE* cycle is initiated by executing sequential \overline{E} controlled READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

| 1. | Read address | 0E38 (hex) | Valid READ |
|----|--------------|------------|----------------------|
| 2. | Read address | 31C7 (hex) | Valid READ |
| 3. | Read address | 03E0 (hex) | Valid READ |
| 4. | Read address | 3C1F (hex) | Valid READ |
| 5. | Read address | 303F (hex) | Valid READ |
| 6. | Read address | 0FC0 (hex) | Initiate STORE cycle |

The software sequence must be clocked with \overline{E} controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.



SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of \overline{E} controlled READ operations must be performed:

| 1. | Read address | 0E38 (hex) | Valid READ |
|----|--------------|------------|-----------------------|
| 2. | Read address | 31C7 (hex) | Valid READ |
| 3. | Read address | 03E0 (hex) | Valid READ |
| 4. | Read address | 3C1F (hex) | Valid READ |
| 5. | Read address | 303F (hex) | Valid READ |
| 6. | Read address | 0C63 (hex) | Initiate RECALL cycle |

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

AutoStore MODE

The STK14C88 can be powered in one of three modes.

During normal AutoStore operation, the STK14C88 will draw current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH}, the part will automatically disconnect the V_{CAP} pin from V_{CC} and initiate a *STORE* operation.

Figure 1 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of between 68μ F and 220μ F (± 20%) rated at 6V should be provided.

In system power mode, both V_{CC} and V_{CAP} are connected to the + 5V power supply without the 68μ F capacitor. In this mode the AutoStore function of the STK14C88 will operate on the stored system charge as power goes down. The user must, however, guarantee that V_{CC} does not drop below 3.6V during the 10ms *STORE* cycle.

If an automatic *STORE* on power loss is not required, then V_{CC} can be tied to ground and + 5V applied to V_{CAP} (Figure 2). This is the AutoStore Inhibit mode, in which the AutoStore function is disabled. If the STK14C88 is operated in this configuration, references to V_{CC} should be changed to V_{CAP} throughout this data sheet. In this mode, *STORE* operations may be triggered through software control or the HSB pin. To enable or disable AutoStore using an IO port pin, see "PREVENTING STORES" on page 12.

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving HSB low will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place.

If the power supply drops faster than 20 μ s/volt before V_{CC} reaches V_{SWITCH}, then a 2.2 ohm resistor should be inserted between V_{CC} and the system supply to avoid momentary excess of current between Vcc and Vcap.




Figure 1: AutoStore Mode



AutoStore INHIBIT MODE

If an automatic *STORE* on power loss is not required, then V_{CC} can be tied to ground and system power applied to V_{CAP} (Figure 2). This is the AutoStore Inhibit Mode, in which the AutoStore function is disabled. If the STK14C88 is operated in this configuration, references to V_{CC} should be changed to V_{CAP} throughout this data sheet. In this mode, STORE operations may be triggered through software control. It is not permissible to change between these three options "on the fly."




Figure 2: AutoStore Inhibit Mode

HSB OPERATION

The STK14C88 provides the HSB pin for controlling and acknowledging the *STORE* operations. The HSB pin can be used to request a hardware *STORE* cycle. When the HSB pin is driven low, the STK14C88 will conditionally initiate a *STORE* operation after t_{DELAY} ; an actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The HSB pin has a very resistive pullup and is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress. Pull up this pin with an external 10K ohm resistor to V_{CAP} if HSB is used as a driver.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the *STORE* operation is initiated. After HSB goes low, the STK14C88 will continue SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will

be allowed a time, t_{DELAY}, to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

The HSB pin can be used to synchronize multiple STK14C88s while using a single larger capacitor. To operate in this mode the HSB pin should be connected together to the HSB pins from the other STK14C88s. An external pull-up resistor to + 5V is required since HSB acts as an open drain pull down. The V_{CAP} pins from the other STK14C88 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK14C88s detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a *STORE* cycle (a *STORE* will take place in those STK14C88s that have been written since the last nonvolatile cycle).

During any *STORE* operation, regardless of how it was initiated, the STK14C88 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK14C88 will remain disabled until the HSB pin returns high.

If HSB is not used, it should be left unconnected.

BEST PRACTICES

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

The non-volatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, etc. should always program a unique NV pattern (e.g., complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.

- Power up boot firmware routines should rewrite the nvSRAM into the desired state (autostore enabled, etc.). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, etc.).
- The V_{cap} value specified in this datasheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V_{cap} value because the nvSRAM internal algorithm calculates V_{cap} charge time based on this max Vcap value. Customers that want to use a larger V_{cap} value to make sure there is extra store charge and store time should discuss their V_{cap} size selection with Simtek to understand any impact on the V_{cap} voltage level at the end of a t_{RECALL} period.

PREVENTING STORES

The *STORE* function can be disabled on the fly by holding HSB high with a driver capable of sourcing 30mA at a V_{OH} of at least 2.2V, as it will have to overpower the internal pull-down device that drives HSB low for 20µs at the onset of a *STORE*. When the STK14C88 is connected for AutoStore operation (system V_{CC} connected to V_{CC} and a 68µF capacitor on V_{CAP}) and V_{CC} crosses V_{SWITCH} on the way down, the STK14C88 will attempt to pull HSB low; if HSB doesn't actually get below V_{IL}, the part will stop trying to pull HSB low and abort the *STORE* attempt.

HARDWARE PROTECT


The STK14C88 offers hardware protection against inadvertent *STORE* operation and SRAM WRITES during low-voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated *STORE* operations and SRAM WRITES will be inhibited.

AutoStore can be completely disabled by tying V_{CC} to ground and applying + 5V to V_{CAP}. This is the ^{AutoStore} Inhibit mode; in this mode *STORE*s are only initiated by explicit request using either the software sequence or the HSB pin.


LOW AVERAGE ACTIVE POWER

The STK14C88 draws significantly less current when it is cycled at times longer than 50ns. Figure 3 shows the relationship between I_{cc} and READ cycle

time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Figure 4 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14C88 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{cc} level; and 7) I/O loading.








Commercial and Industrial Ordering Information

L = Ceramic 32-pad LCC



Document Control #ML0014 Rev 2.0 Feb, 2008

Military Ordering Information






Ordering Information


| Part Number | Description | Access Times | Temperature |
|------------------|--------------------------------------|-------------------|-------------|
| STK14C88-NF25 | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 25 ns access time | Commercial |
| STK14C88-NF35 | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 35 ns access time | Commercial |
| STK14C88-NF45 | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 45 ns access time | Commercial |
| STK14C88-NF25TR | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 25 ns access time | Commercial |
| STK14C88-NF35TR | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 35 ns access time | Commercial |
| STK14C88-NF45TR | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 45 ns access time | Commercial |
| STK14C88-NF25I | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 25 ns access time | Industrial |
| STK14C88-NF35I | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 35 ns access time | Industrial |
| STK14C88-NF45I | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 45 ns access time | Industrial |
| STK14C88-NF25ITR | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 25 ns access time | Industrial |
| STK14C88-NF35ITR | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 35 ns access time | Industrial |
| STK14C88-NF45ITR | 5V 32Kx8 AutoStore nvSRAM SOP32-300 | 45 ns access time | Industrial |
| STK14C88-C45I | 5V 32Kx8 AutoStore nvSRAM CDIP32-300 | 45 ns access time | Industrial |
| STK14C88-5L35M | 5V 32Kx8 AutoStore nvSRAM LCC32-450 | 35 ns access time | Military |
| STK14C88-5L45M | 5V 32Kx8 AutoStore nvSRAM LCC32-450 | 45 ns access time | Military |
| STK14C88-5C35M | 5V 32Kx8 AutoStore nvSRAM CDIP32-300 | 35 ns access time | Military |
| STK14C88-5C45M | 5V 32Kx8 AutoStore nvSRAM CDIP32-300 | 45 ns access time | Military |
| STK14C88-5K35M | 5V 32Kx8 AutoStore nvSRAM CDIP32-300 | 35 ns access time | Military |
| STK14C88-5K45M | 5V 32Kx8 AutoStore nvSRAM CDIP32-300 | 45 ns access time | Military |

Package Diagrams

32 Lead 300 mil SOIC Gull Wing




32 Lead 300 mil Side Braze DIL





<u>STK14C88</u>

32 Lead 450 mil Ceramic LCC





Document Revision History

| Revision | Date | Summary |
|----------|----------------|---|
| 0.0 | December 2002 | Removed 20 nsec device; Combined commercial, industrial and military; current limit resistor added for extreme power-off slew rate. |
| 0.1 | September 2003 | Added lead-free lead finish |
| 0.2 | March 2003 | Removed Commercial/Industrial Leaded Lead Finish, Removed "W" DIP package |
| 0.3 | February 2007 | Add Tape Reel Ordering Options Add Product Ordering Code Listing Add Package Drawings Reformat Entire Document |
| 0.4 | July 2007 | extend definition of t _{HZ} (#7) update fig. SRAM READ CYCLE #2, SRAM WRITE CYCLE #1, Note r, Note u and Note v to clarify product usage |
| 2.0 | February 2008 | In the block diagramand elsewhere in the document, removed the "x" from V _{ccx} . Page 4: in Note g below the SRAM Read Cycles #1 and #2 table, revised note g by deleting "and low during SRAM WRITE cycles; in SRAM Read Cycles #1 & #2 table, revised descrip- tion for t _{ELQX} and changed Symbol #2 to ^t _{ELEH} for Read Cycle Time; updated SRAM Read Cycle #2 timing diagram and changed title to add \overline{G} controlled. Page 6: in Hardware Store Cycle table, removed footnote i for notes 22 and 23. Page 8: in Software Store/Recall Mode Selection table, added footnote n to both rows. Page 11: added best practices section. Under HSB Operation, revised first paragraph to read "The HSB pin has a very resistive pullup" Page 15: added access times column to the Ordering codes; removed STK14C88-L45I row from the Ordering Information page. |

SIMTEK STK14C88 Datasheet, February 2008

Copyright 2008, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.

