

Never stop thinking.

Edition 2005-01

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2005. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

HYB18T512400AF HYB18T512800AF HYB18T512160AF

512-Mbit DDR2 SDRAM

DDR2 SDRAM
RoHS Compliant Products

Memory Products



HYB18T512[40/80/16]0AF-[3/3S/3.7/5]

Revision His	story: 2005-01	Rev. 1.3				
Previous Ver	rsion: 2004-09 (Rev. 1.2)					
Page	Subjects (major changes since last revision)					
113	Added $t_{\rm DS1},t_{\rm DH1}$ derating for Single-Ended DQS for DDR2-400 and DDR2-533					
All	Added 50 Ohm support					
All	Document contains green products only					
Chapter 8	Pull-up and Pull-Down Driver Characteristics have been updated					

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

techdoc.mp@infineon.com







Table of Contents

1 1.1	Overview Features	
1.2	Description	
1.3	Ordering Information	13
2	Pin Configuration and Block Diagrams	14
2.1	TFBGA Ball Out Diagrams	
2.2	512 Mbit DDR2 Addressing	23
2.3	Block Diagrams	24
3	Functional Description	27
3.1	Simplified State Diagram	
3.2	Basic Functionality	
3.3	Power On and Initialization	
3.4	Programming the Mode Register and Extended Mode Registers	
3.5	DDR2 SDRAM Mode Register Set (MRS)	
3.6	DDR2 SDRAM Extended Mode Register Set (MRS)	31
3.7	DLL Enable/Disable	
3.8	Output Disable (Qoff)	33
3.9	Single-ended and Differential Data Strobe Signals	33
3.10	Extended Mode Register EMR(2)	
3.11	Extended Mode Register EMR(3)	35
3.12	Off-Chip Driver (OCD) Impedance Adjustment	
3.13	On-Die Termination (ODT)	
3.14	Bank Activate Command	
3.15	Read and Write Commands and Access Modes	
3.16	Posted CAS	
3.17	Burst Mode Operation	
3.18	Read Command	
3.19	Write Command	
3.20	Write Data Mask	
3.21	Burst Interruption	
3.22	Precharge Command	
3.22.1 3.22.2	Read Followed by a Precharge	
3.22.2	Write followed by Precharge	
3.23.1	Auto-Precharge Operation	
3.23.1	Read with Auto-Precharge	
3.23.3	Read or Write to Precharge Command Spacing Summary	
3.23.4	Concurrent Auto-Precharge	
3.24	Refresh	
3.24.1	Auto-Refresh Command	
3.24.2	Self-Refresh Command	
3.25	Power-Down	
3.26	Other Commands	
3.26.1	No Operation Command	
3.26.2	Deselect Command	
3.27	Input Clock Frequency Change	
3.28	Asynchronous CKE LOW Reset Event	
4	Truth tables	
5	AC & DC Operating Conditions	77
5.1	Absolute Maximum Ratings	
5.2	DC Characteristics	78





Table of Contents



List of Tables

Table 1	High Performance DDR667	
Table 2	High Performance for DDR2–400B and DDR2–533C	
Table 3	Ordering Information for RoHS compliant products	
Table 4	Pin Configuration of DDR SDRAM	
Table 5	Abbreviations for Pin Type	
Table 6	Abbreviations for Buffer Type	
Table 7	512 Mbit DDR2 Addressing	
Table 8	Mode Register Definition (BA[2:0] = 000B).	
Table 9	Extended Mode Register Definition (BA[2:0] = 001B)	
Table 10	Single-ended and Differential Data Strobe Signals	
Table 11	EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010 _B)	
Table 12	EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010 _B)	
Table 13	Off Chip Driver Program	
Table 14	Off-Chip-Driver Adjust Program	
Table 15	ODT Truth Table	
Table 16	Burst Length and Sequence	
Table 17	Bank Selection for Precharge by Address Bits	58
Table 18	Minimum Command Delays	66
Table 19	Command Delay Table	
Table 20	Command Truth Table	75
Table 21	Clock Enable (CKE) Truth Table for Synchronous Transitions	76
Table 22	Data Mask (DM) Truth Table	76
Table 23	Absolute Maximum Ratings	77
Table 24	DRAM Component Operating Temperature Range	77
Table 25	Recommended DC Operating Conditions (SSTL_18)	
Table 26	ODT DC Electrical Characteristics	
Table 27	Input and Output Leakage Currents	78
Table 28	DC & AC Logic Input Levels	79
Table 29	Single-ended AC Input Test Conditions	79
Table 30	Differential DC and AC Input and Output Logic Levels	80
Table 31	SSTL_18 Output DC Current Drive	81
Table 32	SSTL_18 Output AC Test Conditions	81
Table 33	OCD Default Characteristics	
Table 34	Full Strength Default Pull-up Driver Characteristics	82
Table 35	Full Strength Default Pull-down Driver Characteristics	83
Table 36	Full Strength Calibrated Pull-down Driver Characteristics	85
Table 37	Full Strength Calibrated Pull-up Driver Characteristics	85
Table 38	Reduced Strength Default Pull-up Driver Characteristics	86
Table 39	Reduced Strength Default Pull-down Driver Characteristics	87
Table 40	Input / Output Capacitance	88
Table 41	Power & Ground Clamp V-I Characteristics	
Table 42	AC Overshoot / Undershoot Specification for Address and Control Pins	89
Table 43	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	90
Table 44	I _{DD} Measurement Conditions	91
Table 45	Definition for I_{DD}	
Table 46	I _{DD} Specification for DDR2–667C and DDR2-667D	93
Table 47	I _{DD} Specification for DDR2–533C and DDR2–400B	94
Table 48	$I_{ m DD}$ Measurement Test Conditions for DDR2–667C and DDR2–667D	95
Table 49	$I_{\rm DD}$ Measurement Test Condition for DDR2–533C and DDR2–400B	
Table 50	ODT current per terminated input pin	96
Table 51	Speed Grade Definition Speed Bins for DDR667	97
Table 52	Speed Grade Definition Speed Bins for DDR533 and DDR400	
Table 53		98





List of Tables

Table 54	Timing Parameter by Speed Grade - DDR2-400B & DDR2-533C	101
Table 55	ODT AC Electrical Characteristics and Operating Conditions for DDR2-667	
Table 56	ODT AC Electrical Characteristics and Operating Conditions for DDR2-533 and DDR2-400	104
Table 57	Derating Values for Input Setup and Hold Time (DDR2-667)	110
Table 58	Derating Values for Input Setup and Hold Time (DDR2-400 & DDR2-533)	111
Table 59	Derating Values for Data Setup and Hold Time of Differential DQS (DDR2-667)	112
Table 60	Derating Values for Data Setup and Hold Time of Differential DQS (DDR2-400 & -533)	112
Table 61	Derating Values for Data Setup and Hold Time of Single-ended DQS (DDR2-400 & -533)	113
Table 62	Nomenclature Fields and Examples	116
Table 63	DDR2 Memory Components.	



List of Figures

Figure 1	Pin Configuration for ×4 components, P-TFBGA-60 (top view)	20
Figure 2	Pin Configuration for ×8 components, P-TFBGA-60 (top view)	
Figure 3	Pin Configuration for ×16 components, P-TFBGA-84 (top view)	
Figure 4	Block Diagram 32 Mbit × 4 I/O ×4 Internal Memory Banks	
Figure 5	Block Diagram 16 Mbit × 8 I/O ×4 Internal Memory Banks	
Figure 6	Block Diagram 8 Mbit × 16 I/O ×4 Internal Memory Banks	
Figure 7	Simplified State Diagram	
Figure 8	Initialization Sequence after Power up	
Figure 9	OCD Impedance Adjustment Flow Chart	
Figure 10	Timing Diagram Adjust Mode	
Figure 11	Timing Diagram Drive Mode	
Figure 12	Functional Representation of ODT	39
Figure 13	ODT Timing for Active and Standby (Idle) Modes (Synchronous ODT timings)	
Figure 14	ODT Timing for Precharge Power-Down and Active Power-Down Mode	
Figure 15	ODT Mode Entry Timing Diagram	
Figure 16	ODT Mode Exit Timing Diagram	
Figure 17	Bank Activate Command Cycle	
Figure 18	Read Timing Example	
Figure 19	Activate to Read Timing Example: Read followed by a write to the same bank	
Figure 20	Read to Write Timing Example: Read followed by a write to the same bank	
Figure 21	Read to Write Timing Example: Read followed by a write to the same bank	
Figure 22	Read to Write Timing Example: Read followed by a write to the same bank	
Figure 23	Write to Read Timing Example: Write followed by a read to the same bank	
Figure 24	Basic Read Timing Diagram	
Figure 25	Read Operation Example 1	
Figure 26	Read Operation Example 2	
Figure 27	Read followed by Write Example	
Figure 28	Seamless Read Operation Example 1	
Figure 29	Seamless Read Operation Example 2	
Figure 30	Basic Write Timing	
Figure 31	Write Operation Example 1.	
Figure 32	Write Operation Example 2.	
Figure 33	Write followed by Read Example	
Figure 34	Seamless Write Operation Example 1	
Figure 35	Seamless Write Operation Example 2	
Figure 36	Write Data Mask Timing	
Figure 37	Write Operation with Data Mask Example	
Figure 38	Read Interrupt Timing Example 1	
Figure 39	Write Interrupt Timing Example 2	
Figure 40	Read Operation Followed by Precharge Example 1	
Figure 41	Read Operation Followed by Precharge Example 2	
Figure 42	Read Operation Followed by Precharge Example 3.	
Figure 43	Read Operation Followed by Precharge Example 4.	
Figure 44	Read Operation Followed by Precharge Example 5	
Figure 45	Write followed by Precharge Example 1	
Figure 46	Write followed by Precharge Example 2	
Figure 47	Read with Auto-Precharge Example 1, followed by an Activation to the Same Bank (t_{RC} Limit)	
Figure 47		
Figure 49	Read with Auto-Precharge Example 2, followed by an Activation to the Same Bank (t_{RAS} Limit) .	
•	Read with Auto-Precharge Example 3, followed by an Activation to the Same Bank	
Figure 50	Read with Auto-Precharge Example 4, followed by an Activation to the Same Bank,	
Figure 51	Write with Auto-Precharge Example 1 (t_{RC} Limit)	65
Figure 52 Figure 53		
i iyule oo	Auto Refresh Timing	υo





List of Figures

Figure 54	Self Refresh Timing	. 69
Figure 55	Active Power-Down Mode Entry and Exit after an Activate Command	. 70
Figure 56	Active Power-Down Mode Entry and Exit Example after a Read Command	. 71
Figure 57	Active Power-Down Mode Entry and Exit Example after a Write Command	. 71
Figure 58	Active Power-Down Mode Entry and Exit Example after a Write Command with AP	. 72
Figure 59	Precharge Power Down Mode Entry and Exit	. 72
Figure 60	Auto-Refresh command to Power-Down entry	. 73
Figure 61	MRS, EMRS command to Power-Down entry	. 73
Figure 62	Input Frequency Change Example during Precharge Power-Down mode	. 74
Figure 63	Asynchronous Low Reset Event	. 74
Figure 64	Single-ended AC Input Test Conditions Diagram	. 79
Figure 65	Differential DC and AC Input and Output Logic Levels Diagram	. 80
Figure 66	Full Strength Default Pull-up Driver Diagram	. 83
Figure 67	Full Strength Default Pull-down Driver Diagram	. 84
Figure 68	Reduced Strength Default Pull-up Driver Diagram	. 87
Figure 69	Reduced Strength Default Pull-down Driver Diagram	. 88
Figure 70	AC Overshoot / Undershoot Diagram for Address and Control Pins	. 90
Figure 71	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	. 90
Figure 72	Reference Load for Timing Measurements	105
Figure 73	Input Setup and Hold Time	106
Figure 74	Data Setup and Hold Time (Differential Data Strobes)	106
Figure 75	Data Setup and Hold Time (Single Ended Data Strobes)	107
Figure 76	Slew Rate Definition Nominal	108
Figure 77	Slew Rate Definition Tangent	109
Figure 78	Package Pinout PG-TFBGA-60 (top view)	114
Figure 79	Package Pinout PG-TFBGA-84 (top view)	115



512-Mbit DDR2 SDRAM DDR2 SDRAM

HYB18T512400AF HYB18T512800AF HYB18T512160AF

1 Overview

This chapter gives an overview of the 512-Mbit DDR2 SDRAM product family and describes its main characteristics.

1.1 Features

The 512-Mbit DDR2 SDRAM offers the following key features:

- 1.8 V \pm 0.1 V Power Supply 1.8 V \pm 0.1 V (SSTL_18) compatible I/O
- DRAM organisations with 4, 8 and 16 data in/outputs
- Double Data Rate architecture: two data transfers per clock cycle, four internal banks for concurrent operation
- CAS Latency: (2), 3, 4 and 5
- Burst Length: 4 and 8
- Differential clock inputs (CK and CK)
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- DLL aligns DQ and DQS transitions with clock
- DQS can be disabled for single-ended data strobe operation

- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- · Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
- · Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8 μs
- Full and reduced Strength Data-Output Drivers
- 1K page size for ×4 & ×8, 2K page size for ×16
- Packages:
 P-TFBGA-60 for ×4 & ×8 components

 P-TFBGA-84 for ×16 components
- RoHS Compliant Products¹⁾

Table 1 High Performance DDR667

Product Type Speed Code			-3	-3 S	Unit
Speed Grade			DDR2-667C 4-4-4	DDR2-667D 5-5-5	_
max. Clock Frequency @CL5			333	333	MHz
	@CL4	f_{CK4}	333	266	MHz
	@CL3	$f_{\rm CK3}$	200	200	MHz
min. RAS-CAS-Delay t			12	15	ns
min. Row Precharge Time t			12	15	ns
min. Row Active Time			45	45	ns
min. Row Cycle Time			57	60	ns

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



Overview

Table 2 High Performance for DDR2-400B and DDR2-533C

Product Type Speed Code			-3.7	-5	Unit
Speed Grade			DDR2-533C 4-4-4	DDR2-400B 3-3-3	_
max. Clock Frequency @C		f_{CK5}	266	200	MHz
	@CL4	f_{CK4}	266	200	MHz
	@CL3	f_{CK3}	200	200	MHz
min. RAS-CAS-Delay $t_{\rm RCI}$			15	15	ns
min. Row Precharge Time t_{RP}			15	15	ns
min. Row Active Time t_{RA}			45	40	ns
min. Row Cycle Time t_{RC}			60	55	ns

1.2 Description

The 512-Mb DDR2 DRAM is a high-speed Double-Data-Rate-2 CMOS Synchronous DRAM device containing 536,870,912 bits and internally configured as a quad-bank DRAM. The 512-Mb device is organized as either 32 Mbit \times 4 l/O \times 4 banks, 16 Mbit \times 8 l/O \times 4 banks or 8 Mbit \times 16 l/O \times 4 banks chip. These synchronous devices achieve high speed transfer rates starting at 400 Mb/sec/pin for general applications. See **Table 3** for performance figures.

The device is designed to comply with all DDR2 DRAM key features:

- 1. posted CAS with additive latency,
- 2. write latency = read latency 1,
- 3. normal and weak strength data-output driver,
- 4. Off-Chip Driver (OCD) impedance adjustment
- 5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and $\overline{\text{CK}}$ falling). All I/Os are synchronized with a single ended DQS or differential DQS- $\overline{\text{DQS}}$ pair in a source synchronous fashion.

A 16-bit address bus for $\times 4$ and $\times 8$ organised components and a 15-bit address bus for $\times 16$ components is used to convey row, column and bank address information in a \overline{RAS} - \overline{CAS} multiplexing style.

The DDR2 device operates with a 1.8 V \pm 0.1 V power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

The DDR2 SDRAM is available in P-TFBGA package.



Overview

1.3 Ordering Information

Table 3 Ordering Information for RoHS compliant products

Part Number	Org.	Speed	CAS ¹⁾ RCD ²⁾ RP ³⁾ Latencies	Clock (MHz)	CAS ¹⁾ RCD ²⁾ RP ³⁾ Latencies	Clock (MHz)	Package
HYB18T512400AF-5	×4	DDR2-400	3–3–3	200	_	_	P-TFBGA-60
HYB18T512800AF-5	×8						
HYB18T512160AF-5	×16	=					P-TFBGA-84
HYB18T512400AF-3.7	×4	DDR2-533	4-4-4	266	3–3–3	200	P-TFBGA-60
HYB18T512800AF-3.7	×8	=					
HYB18T512160AF-3.7	×16	=					P-TFBGA-84
HYB18T512400AF-3	×4	DDR2-667	4-4-4	333	3–3–3	200	P-TFBGA-60
HYB18T512800AF-3	×8						
HYB18T512160AF-3	×16						P-TFBGA-84
HYB18T512400AF-3S	×4		5–5–5	333	4-4-4	266	P-TFBGA-60
HYB18T512800AF-3S	×8						
HYB18T512160AF-3S	×16	1					P-TFBGA-84

¹⁾ CAS: Column Adress Strobe

Note: For product nomenclature see Chapter 10 of this data sheet

13

²⁾ RCD: Row Column Delay

³⁾ RP: Row Precharge



2 Pin Configuration and Block Diagrams

The pin configuration of a DDR2 SDRAM is listed by function in **Table 4**. The abbreviations used in the Pin#/Buffer Type columns are explained in **Table 5** and **Table 6** respectively. The pin numbering for the FBGA package is depicted in Figure 1 for ×4, Figure 2 for ×8 and Figure 3 for ×16.

Table 4 Pin Configuration of DDR SDRAM

Ball#/Pin#	Name	Pin	Buffer	Function
Ole als Olemes	la 4/ . 0 . a.m	Type	Туре	
Clock Signal	1	ganizatio		Olack Simual OK Commission antonia Olack Simual OK
E8	CK CK	1	SSTL	Clock Signal CK, Complementary Clock Signal CK
F8	CK		SSTL	Note: CK and \overline{CK} are differential system clock inputs. All address and control inputs are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Output (read) data is referenced to the crossing of CK and \overline{CK} (both direction of crossing)
F2	CKE	I	SSTL	Clock Enable
				Note: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit and for self-refresh entry. Input buffers excluding CKE are disabled during self-refresh. CKE is used asynchronously to detect self-refresh exit condition. Self-refresh termination itself is synchronous. After V_{REF} has become stable during power-on and initialisation sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, V_{REF} must be maintained to this input. CKE must be maintained HIGH throughout read and write accesses. Input buffers, excluding CK, \overline{CK} , ODT and CKE are disabled during power-down
Clock Signal	ls ×16 orga	nization		daming power down
J8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
K8	CK	I	SSTL	
K2	CKE	I	SSTL	Clock Enable
Control Sign	als ×4/×8 c	rganiza	tions	
F7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS),
G7	CAS	Į	SSTL	Write Enable (WE)
F3	WE	I	SSTL	Note: RAS, CAS and WE (along with CS) define the command being entered.
G8	CS	I	SSTL	Chip Select Note: All command are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external rank selection on systems with multiple memory ranks. \overline{CS} is considered part of the command code.

Pin Configuration and Block Diagrams

Ball#/Pin#	Name	Pin	Buffer	Function
		Type	Type	
Control Sign	als ×16 org	ganizatio	n	
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS),
L7	CAS	1	SSTL	Write Enable (WE)
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select
Address Sig	nals ×4/×8	organiza	itions	
G2	BA0	I	SSTL	Bank Address Bus 1:0
G3	BA1	I	SSTL	Note: BA[1:0] define to which bank an Activate, Read, Write or Precharge command is being applied. BA[1:0] also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS(1) cycle
H8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
H3	A1	I	SSTL	Note: Address Signal 10/Autoprecharge provides the row address
H7	A2	I	SSTL	for Activate commands and the column address and Auto-
J2	A3	I	SSTL	Precharge bit A10 (=AP) for Read/Write commands to
J8	A4	I	SSTL	 select one location out of the memory array in the respective bank. A10(=AP) is sampled during a Precharge command
J3	A5	I	SSTL	to determine whether the Precharge applies to one bank
J7	A6	I	SSTL	(A10=LOW) or all banks (A10=HIGH). If only one bank is to
K2	A7	I	SSTL	be precharged, the bank is selected by BA[1:0]. The
K8	A8	I	SSTL	address inputs also provide the op-code during Mode
K3	A9	I	SSTL	Register Set commands.
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	I	SSTL	
L2	A12	I	SSTL	
L8	A13	I	SSTL	Address Signal 13
				Note: 512 Mbit components
	NC	_	_	Note: 256 Mbit components
Address Sig	nals ×16 o	rganizati	on	
L2	BA0	I	SSTL	Bank Address Bus 1:0
L3	BA1	I	SSTL	
L1	NC	_	_	

Pin Configuration and Block Diagrams

Table 4 Pin Configuration of DDR SDRAM

Ball#/Pin#	Name	Pin Type	Buffer Type	Function
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	
Data Signals	×4/×8 org	anization	s	
C8	DQ0	I/O	SSTL	Data Signal 3:0
C2	DQ1	I/O	SSTL	Note: Bi-directional data bus. DQ[3:0] for x4 components, DQ[7:0]
D7	DQ2	I/O	SSTL	for ×8 components
D3	DQ3	I/O	SSTL	
Data Signals	×8 organi	zation	-	
D1	DQ4	I/O	SSTL	Data Signal 7:4
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
Data Signals	×16 organ	nization	1	

16

Pin Configuration and Block Diagrams

Table 4 Pin Configuration of DDR SDRAM

Ball#/Pin#	Name	Pin Type	Buffer Type	Function
G8	DQ0	I/O	SSTL	Data Signal 15:0
G2	DQ1	I/O	SSTL	Note: Bi-directional data bus. DQ[15:0] for ×16 components
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
C8	DQ8	I/O	SSTL	
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe	×4/×8 orga	nisations	S	
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	Note: Output with read data, input with write data. Edge aligned with read data, centered with write data. For the ×16, LDQS corresponds to the data on DQ[7:0]; UDQS corresponds to the data on DQ[15:8]. The datastrobes DQS, LDQS, UDQS may be used in single ended mode or paired with the optional complementary signals DQS, LDQS, UDQS and RDQS to provide differential pair signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables the complementary data strobe signals
Data Strobe	×8 organis	ations		
B3	RDQS	I	SSTL	Read Data Strobe
A2	RDQS	I	SSTL	Read Data Strobe
Data Strobe	×16 organi	zation		
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	UDQS	I/O	SSTL	
		I/O	SSTL	Data Strobe Lower Byte
F7	LDQS	1/0	SSIL	Data Ottobe Lower Byte



Table 4	Pin Configuration of DDR SDRAM
---------	--------------------------------

Ball#/Pin#	Name	Pin Type	Buffer Type	Function
B3	DM	1	SSTL	Data Mask
				Note: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. LDM and UDM are the input mask signals for ×16 components and control the lower or upper bytes. For ×8 components the data mask function is disabled, when RDQS/RDQS are enabled by EMRS(1) command.
Data Mask ×16		ation		
B3	UDM	I	SSTL	Data Mask Upper Byte
F3	LDM	1	SSTL	Data Mask Lower Byte
Power Supplie	s ×4/×8/×	16 organ	izations	
A9,C1,C3,C7, C9	V_{DDQ}	PWR	_	I/O Driver Power Supply
A1	V_{DD}	PWR	_	Power Supply
A7,B2,B8,D2, D8	V_{SSQ}	PWR	-	Power Supply
A3,E3	$V_{\rm SS}$	PWR	_	Power Supply
Power Supplie	s ×4/×8 c	organizati	ions	
E2	V_{REF}	Al	_	I/O Reference Voltage
E1	V_{DDL}	PWR	_	Power Supply
E9,H9,L1	V_{DD}	PWR	_	Power Supply
E7	V_{SSDL}	PWR	_	Power Supply
J1,K9	V_{SS}	PWR	_	Power Supply
Power Supplie	s×16 or	ganizatio	n	
J2	V_{REF}	Al	_	I/O Reference Voltage
E9, G1, G3, G7, G9	V_{DDQ}	PWR	_	I/O Driver Power Supply
J1	V_{DDL}	PWR	_	Power Supply
E1, J9, M9, R1	V_{DD}	PWR	_	Power Supply
E7, F2, F8, H2, H8	V_{SSQ}	PWR	_	Power Supply
J7	V_{SSDL}	PWR	_	Power Supply
J3,N1,P9	$V_{\rm SS}$	PWR	_	Power Supply
Not Connected	1×4/×8 o	rganizatio	ons	•
G1, L3,L7, L8	NC	NC	-	Not Connected Note: No internal electrical connection is present
Not Connected	i X4 orga	nization		
A2, B1, B9, D1, D9	NC	NC	_	Not Connected

18

Pin Configuration and Block Diagrams

Table 4 Pin Configuration of DDR SDRAM

Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Not Connected	d×16 org	anization	1	
A2, E2, L1, R3, R7, R8	NC	NC	_	Not Connected
Other Pins ×4/	∕×8 organ	izations		
F9	ODT	I	SSTL	On-Die Termination Control
				Note: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS and DM signal for ×4 and DQ, DQS, DQS, RDQS, RDQS and DM for ×8 configurations. For ×16 configuration ODT is applied to each DQ, UDQS, UDQS, LDQS, LDQS, UDM and LDM signal. The ODT pin will be ignored if the Extended Mode Register (EMRS(1)) is programmed to disable ODT.
Other Pins $\times 10^{\circ}$	6 organiz	ation		
K9	ODT	1	SSTL	On-Die Termination Control

Table 5 Abbreviations for Pin Type

Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

Table 6 Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



2.1 TFBGA Ball Out Diagrams




Figure 1 Pin Configuration for ×4 components, P-TFBGA-60 (top view)

- 1. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL.They are isolated on the device from $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SS}$, and $V_{\rm SSQ}$
- 2. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit



1	2	3	4	5	6	7	8	9
V_{DD}	NC, RDQS	$V_{ m SS}$		Α		$V_{ m SSQ}$	DQS	V_{DDQ}
DQ6	$V_{ m SSQ}$	DM/ RDQS		В		DQS	$V_{\rm SSQ}$	DQ7
$V_{\mathtt{DDQ}}$	DQ1	V_{DDQ}		С		V_{DDQ}	DQ0	V_{DDQ}
DQ4	V_{SSQ}	DQ3		D		DQ2	V_{SSQ}	DQ5
V_{DDL}	V_{REF}	V_{SS}		Е		$V_{\rm SSDL}$	СК	V_{DD}
	CKE	WE		F		RAS	CK	ODT
NC	BA0	BA1		G		CAS	CS	
	A10/AP	A1		Н		A2	A0	V_{DD}
V_{SS}	A3	A 5		J		A6	A4	
	A7	A 9		K		A11	A8	V_{SS}
V_{DD}	A12	NC		L		NC	NC,A13	
								MPPT009

Figure 2 Pin Configuration for ×8 components, P-TFBGA-60 (top view)

- 1. RDQS / RDQS are enabled by EMRS(1) command.
- 2. If RDQS / RDQS is enabled, the DM function is disabled
- 3. When enabled, RDQS & RDQS are used as strobe signals during reads.
- 4. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. They are isolated on the device from $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SS}$ and $V_{\rm SSQ}$.
- 5. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit.



1	2	3	4	5	6	7	8	9
V_{DD}	NC	$V_{\rm SS}$		Α		$V_{\rm SSQ}$	UDQS	V_{DDQ}
DQ14	V_{SSQ}	UDM		В		UDQS	V_{SSQ}	DQ15
V_{DDQ}	DQ9	V_{DDQ}		С		V_{DDQ}	DQ8	V_{DDQ}
DQ12	$V_{\rm SSQ}$	DQ11		D		DQ10	$V_{\rm SSQ}$	DQ13
V_{DD}	NC	$V_{\rm SS}$		E		$V_{\rm SSQ}$	LDQS	V_{DDQ}
DQ6	$V_{\rm SSQ}$	LDM		F		LDQS	$V_{\rm SSQ}$	DQ7
V_{DDQ}	DQ1	V_{DDQ}		G		V_{DDQ}	DQ0	V_{DDQ}
DQ4	$V_{\rm SSQ}$	DQ3		Н		DQ2	$V_{\rm SSQ}$	DQ5
V_{DDL}	V_{REF}	$V_{\rm SS}$		J		VSSDL	СК	V_{DD}
	CKE	WE		K		RAS	СК	ODT
NC	BA0	BA1		L		CAS	<i>s</i>	
	A10/AP	A1		М		A2	A0	V_{DD}
$V_{\rm SS}$	А3	A 5		N		A6	A4	
	A7	A 9		Р		A11	A8	V _{SS}
V_{DD}	A12	NC		R		NC	NC	
								MPPT0120

Figure 3 Pin Configuration for ×16 components, P-TFBGA-84 (top view)

- UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
- 2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
- 3. $V_{\rm DDL}$ and $V_{\rm DDSL}$ are power and ground for the DLL. They are isolated on the device from $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SS}$ and $V_{\rm SSQ}$.



2.2 512 Mbit DDR2 Addressing

Table 7 512 Mbit DDR2 Addressing

Configuration	128 Mb x 4	64 Mb x 8	32 Mb x 16	Note
Bank Address	BA[1:0]	BA[1:0]	BA[1:0]	
Number of Banks	4	4	4	
Auto-Precharge	A10 / AP	A10 / AP	A10 / AP	
Row Address	A[13:0]	A[13:0]	A[12:0]	
Column Address	A11, A[9:0]	A[9:0]	A[9:0]	
Number of Column Address Bits	11	10	10	1)
Number of I/Os	4	8	16	2)
Page Size [Bytes]	1024 (1K)	1024 (1K)	2048 (2K)	3)

¹⁾ Refered to as 'colbits'

²⁾ Refered to as 'org'

³⁾ PageSize = 2^{colbits} × org/8 [Bytes



2.3 Block Diagrams




Figure 4 Block Diagram 32 Mbit × 4 I/O × 4 Internal Memory Banks

- 128Mb × 4 Organisation with 14 Row, 2 Bank and 11 Column External Adresses
- This Functional Block Diagram is intended to facilitate user understanding of the operation of the
- device; it does not represent an actual circuit implementation.
- DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.






Figure 5 Block Diagram 16 Mbit × 8 I/O ×4 Internal Memory Banks

- 64Mb × 8 Organisation with 14 Row, 2 Bank and 10 Column External Adresses
- This Functional Block Diagram is intended to facilitate user understanding of the operation of the
- device; it does not represent an actual circuit implementation.
- DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.






Figure 6 Block Diagram 8 Mbit × 16 I/O ×4 Internal Memory Banks

- 1. $32\text{Mb} \times 16$ Organisation with 13 Row, 2 Bank and 10 Column External Adresses
- 2. This Functional Block Diagram is intended to facilitate user understanding of the operation of the
- device; it does not represent an actual circuit implementation.
- 3. LDM, UDM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional LDQS and UDQS signals.



3 Functional Description

3.1 Simplified State Diagram




Figure 7 Simplified State Diagram

Note: This Simplified State Diagram is intended to provide a floorplan of the possible state transitions and the commands to control them. In particular situations involving more than one

bank, enabling / disabling on-die termination, Power-Down entry / exit, timing restrictions during state transitions - among other things - are not captured in full detail.



3.2 Basic Functionality

Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for the burst length of four or eight in a programmed sequence.

Accesses begin with the registration of an Activate command, which is followed by a Read or Write command. The address bits registered coincident with the activate command are used to select the bank and row to be accessed.

The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access and to determine if the Auto-Precharge command is to be issued.

Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command description and device operation.

3.3 Power On and Initialization

DDR2 SDRAM's must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

Power-up and Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- 1. Apply power and attempt to maintain CKE below $0.2 \times V_{\rm DDQ}$ and ODT at a low state (all other inputs may be undefined). To guarantee ODT off, $V_{\rm REF}$ must be valid and a low level must be applied to the ODT pin. Maximum power up interval for $V_{\rm DD}$ / $V_{\rm DDQ}$ is specified as 20.0 ms. The power interval is defined as the amount of time it takes for $V_{\rm DD}$ / $V_{\rm DDQ}$ to power-up from 0 V to 1.8 V \pm 100 mV. At least one of these two sets of conditions must be met:
 - $-\,V_{\rm DD},\,V_{\rm DDL}$ and $V_{\rm DDQ}$ are driven from a single power converter output, AND
 - $-V_{TT}$ is limited to 0.95 V max, AND
 - $-V_{REF}$ tracks $V_{DDQ}/2$

or

- Apply $V_{\rm DD}$ before or at the same time as $V_{\rm DDL}$
- Apply V_{DDL} before or at the same time as V_{DDQ}
- Apply $V_{\rm DDQ}$ before or at the same time as $V_{\rm TT}\,\&\,V_{\rm REF}.$
- 2. Start clock (CK, $\overline{\text{CK}}$) and maintain stable power and clock condition for a minimum of 200 μs.

- Apply NOP or Deselect commands and take CKE high.
- 4. Continue NOP or Deselect Commands for 400 ns, then issue a Precharge All command.
- 5. Issue EMRS(2) command.
- 6. Issue EMRS(3) command.
- 7. Issue EMRS(1) command to enable DLL.
- 8. Issue a MRS command for "DLL reset".
- 9. Issue Precharge-all command.
- 10. Issue 2 or more Auto-refresh commands.
- 11. Issue the final MRS command to turn the DLL on and to set the necessary operating parameter.
- 12. At least 200 clocks after step 8, issue EMRS(1) commands to either execute the OCD calibration or select the OCD default. Issue the final EMRS(1) command to exit OCD calibration mode and set the necessary operating parameters.
- 13. The DDR2 SDRAM is now ready for normal operation.




Figure 8 Initialization Sequence after Power up





3.4 Programming the Mode Register and Extended Mode Registers

For application flexibility, burst length, burst type, CAS latency, DLL reset function, write recovery time (WR) are user defined variables and must be programmed with a Mode Register Set (MRS) command. Additionally, DLL disable function, additive CAS latency, driver impedance, On Die Termination (ODT), single-ended strobe and Off Chip Driver impedance adjustment (OCD) are also user defined variables and must be programmed with an Extended Mode Register Set (EMRS) command.

Contents of the Mode Register (MR) or Extended Mode Registers (EMR(1, 2, 3)) can be altered by re-executing the MRS and EMRS Commands. If the user chooses to modify only a subset of the MR or EMR variables, all variables must be redefined when the MRS or EMRS commands are issued.

After initial power up, all MRS and EMRS Commands must be issued before read or write cycles may begin.

All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Either MRS or EMRS Commands are activated by the low signals of CS, RAS, CAS and WE at the positive edge of the clock.

When both bank addresses BA[1:0] are 0, the DDR2 SDRAM enables the MRS command. When the bank addresses BA0 is 1 and BA1is 0, the DDR2 SDRAM enables the EMRS(1) command.

The address input data during this cycle defines the parameters to be set as shown in the MRS and EMRS tables. A new command may be issued after the mode register set command cycle time (t_{MRD}) .

MRS, EMRS and DLL Reset do not affect array contents, which means reinitialization including those can be executed any time after power-up without affecting array contents.

3.5 DDR2 SDRAM Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM. It programs CAS latency, burst length, burst sequence, test mode, DLL reset, Write Recovery (WR) and various vendor specific options to make DDR2 SDRAM useful for various applications.

The default value of the mode register is not defined, therefore the mode register must be written after power-up for proper operation. The mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA[1:0], while controlling the state of address pins A[13:0]. The DDR2 SDRAM should be in all bank precharged (idle) mode with CKE already high prior to writing into the mode register. The mode register set command cycle time (tMRD) is required to complete the write operation to the mode register. The mode register contents can be changed using the same

command and clock cycle requirements during normal operation as long as all banks are in the precharged state. The mode register is divided into various fields depending on functionality.

Burst length is defined by A[2:0] with options of 4 and 8 bit burst length. Burst address sequence type is defined by A3 and CAS latency is defined by A[6:4]. A7 is used for test mode and must be set to 0 for normal DRAM operation. A8 is used for DLL reset. A[11:9] are used for write recovery time (WR) definition for Auto-Precharge mode. With address bit A12 two Power-Down modes can be selected, a "standard mode" and a "low-power" Power-Down mode, where the DLL is disabled. Address bit A13 and all "higher" address bits have to be set to 0 for compatibility with other DDR2 memory products with higher memory densities.






Table 8 Mode Register Definition (BA[2:0] = 000B)

Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address [2]
			Note: BA2 not available on 256 Mbit and 512 Mbit components
			0 _B BA2 , Bank Address
BA1	15		Bank Address [1]
ואט	10		0 _B BA1 , Bank Address
BA0	14		Bank Address [0]
			0 _B BA0 , Bank Address
A13	13		Address Bus[13]
			Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
			_
PD	12		0 _B A13, Address bit 13 Active Power-Down Mode Select
PD	12	W	O _B PD, Fast exit
			1 _B PD , Slow exit
WR	[11:9]	W	Write Recovery ²⁾
	[]		Note: All other bit combinations are illegal.
			-
			001 _B WR , 2 010 _B WR , 3
			010 _B WR, 3
			100 _B WR , 5
			110 _B WR , 6
DLL	8	w	DLL Reset
			0 _B DLL, No
			1 _B DLL, Yes
TM	7	W	Test Mode
			0 _B TM , Normal Mode
			1 _B TM , Vendor specific test mode
CL	[6:4]	W	CAS Latency
			Note: All other bit combinations are illegal.
			010 _B CL , 2
			011 _B CL , 3
			100 _B CL , 4
			101 _B CL , 5
			011 _B CL , 6



Table 8 Mode Register Definition (BA[2:0] = 000B)

Field	Bits	Type ¹⁾	Description
ВТ	3	W	Burst Type
			0 _B BT , Sequential
			1 _B BT , Interleaved
BL	[2:0]	w	Burst Length
			Note: All other bit combinations are illegal.
			010 _B BL , 4
			011 _B BL , 8

¹⁾ w = write only register bits

3.6 DDR2 SDRAM Extended Mode Register Set (MRS)

The Extended Mode Register EMR(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, OCD program, ODT, DQS and output buffers disable, RQDS and RDQS enable. The default value of the extended mode register

EMR(1) is not defined, therefore the extended mode register must be written after power-up for proper operation. The extended mode register is written by asserting low on CS, RAS, CAS, WE, BA1 and high on BA0, while controlling the state of the address pins




Table 9 Extended Mode Register Definition (BA[2:0] = 001B)

Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address [2]
			Note: BA2 not available on 256 Mbit and 512 Mbit components
			0 _B BA2 , Bank Address
BA1	15		Bank Address [1]
			0 _B BA1 , Bank Address
BA0	14		Bank Address [0]
			0 _B BA0 , Bank Address

²⁾ Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: WR [cycles] ≥ t_{WR} (ns) / t_{CK} (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue t_{WR} timing WR_{MIN} is determined by t_{CK.MIN}.



Table 9 Extended Mode Register Definition (BA[2:0] = 001B)

Field	Bits	Type ¹⁾	Description
A13	13	w	Address Bus[13]
			Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
			0 _B A13, Address bit 13
Qoff	12		Output Disable
			0 _B QOff , Output buffers enabled
			1 _B QOff , Output buffers disabled
RDQS	11		Read Data Strobe Output (RDQS, RDQS)
			0 _B RDQS , Disable
			1 _B RDQS , Enable
DQS	10		Complement Data Strobe (DQS Output)
			0 _B DQS , Enable
			1 _B DQS , Disable
OCD	[9:7]		Off-Chip Driver Calibration Program
Program			000 _B OCD , OCD calibration mode exit, maintain setting
			001 _B OCD , Drive (1)
			010 _B OCD , Drive (0)
			100 _B OCD , Adjust mode
-			111 _B OCD , OCD calibration default
AL	[5:3]		Additive Latency
			Note: All other bit combinations are illegal.
			000 _B AL , 0
			001 _B AL, 1
			010 _B AL , 2
			011 _B AL , 3
			100 _B AL , 4
			101 _B AL , 5
R _{TT}	2,6		Nominal Termination Resistance of ODT
			00 _B RTT, ∞ (ODT disabled)
			01 _B RTT , 75 Ohm
			10 _B RTT , 150 Ohm
			11 _B RTT , 50 Ohm ²⁾
DIC	1		Off-chip Driver Impedance Control
			0 _B DIC , Full (Driver Size = 100%)
			1 _B DIC , Reduced
DLL	0		DLL Enable
			0 _B DLL , Enable
			1 _B DLL , Disable

¹⁾ w = write only register bits

²⁾ optional for DDR2-400/533 & 667





A0 is used for DLL enable or disable. A1 is used for enabling half-strength data-output driver. A2 and A6 enables On-Die termination (ODT) and sets the Rtt value. A[5:3] are used for additive latency settings and A[9:7] enables the OCD impedance adjustment mode. A10 enables or disables the differential DQS and RDQS signals, A11 disables or enables RDQS.

Address bit A12 have to be set to 0 for normal operation. With A12 set to 1 the SDRAM outputs are disabled and in Hi-Z. 1 on BA0 and 0 for BA1 have to be set to access the EMRS(1). A13 and all "higher" address bits have to be set to 0 for compatibility with other DDR2 memory products with higher memory densities. Refer to Extended Mode Register Definition.

3.7 DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. The DLL is automatically disabled when entering Self-Refresh operation and is automatically reenabled and reset upon exit of Self-Refresh operation.

Any time the DLL is reset, 200 clock cycles must occur before a Read command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the $t_{\rm AC}$ or $t_{\rm DQSCK}$ parameters.

3.8 Output Disable (Qoff)

Under normal operation, the DRAM outputs are enabled during Read operation for driving data (Qoff bit in the EMR(1) is set to 0). When the Qoff bit is set to 1, the DRAM outputs will be disabled. Disabling the

DRAM outputs allows users to measure $I_{\rm DD}$ currents during Read operations, without including the output buffer current and external load currents.

3.9 Single-ended and Differential Data Strobe Signals

Table 10 lists all possible combinations for DQS, \overline{DQS} , RDQS, \overline{RQDS} which can be programmed by A[11:10] address bits in EMRS. RDQS and \overline{RDQS} are available

in ×8 components only. If RDQS is enabled in ×8 components, the DM function is disabled. RDQS is active for reads and don't care for writes.

Table 10 Single-ended and Differential Data Strobe Signals


EMRS(1)		Strobe Function Matrix				Signaling
A11 (RDQS Enable)	A10 (DQS Enable)	RDQS/DM	RDQS	DQS	DQS	
0 (Disable)	0 (Enable)	DM	Hi-Z	DQS	DQS	differential DQS signals
0 (Disable)	1 (Disable)	DM	Hi-Z	DQS	Hi-Z	single-ended DQS signals
1 (Enable)	0 (Enable)	RDQS	RDQS	DQS	DQS	differential DQS signals
1 (Enable)	1 (Disable)	RDQS	Hi-Z	DQS	Hi-Z	single-ended DQS signals



3.10 Extended Mode Register EMR(2)

The Extended Mode Registers EMR(2) and EMR(3) are reserved for future use and must be programmed when setting the mode register during initialization. The extended mode register EMR(2) is written by asserting LOW on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA0 and HIGH on BA1, while controlling the states of the address pins. The DDR2 SDRAM should be in all bank precharge with

CKE already high prior to writing into the extended mode register. The mode register set command cycle time ($t_{\rm MRD}$) must be satisfied to complete the write operation to the EMR(2). Mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in precharge state.



MPBT0390

Table 11 EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010_B)

Field	Bits	Type ¹⁾	Description
BA2	16	reg.addr	Bank Address[2]
			Note: BA2 is not available on 256Mbit and 512Mbit components
			0 _B BA2 , Bank Address
BA1	15		Bank Adress[1]
			1 _B BA1 , Bank Address
BA0	14		Bank Adress[0]
			0 _B BA0 , Bank Address
A	[13:0]	w	Address Bus[13:0]
			Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
			0 _B A[13:0] , Address bits

¹⁾ w = write only


34



3.11 Extended Mode Register EMR(3)

The Extended Mode Register EMR(3) is reserved for future use and all bits except BA0 and BA1 must be programmed to 0 when setting the mode register during

initialization. The EMRS(3) is written by asserting low on CS, RAS, CAS, WE, BA2 and high on BA0 and BA1, while controlling the state of the address pins.



MPBT0400

Table 12 EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010_B)

Field	Bits	Type ¹⁾	Description		
BA2	16	reg.addr	Bank Address[2]		
			Note: BA2 is not available on 256Mbit and 512Mbit components		
			0 _B BA2 , Bank Address		
BA1	15		Bank Adress[1]		
			1 _B BA1 , Bank Address		
BA0	14		Bank Adress[0]		
			1 _B BA0 , Bank Address		
A	[13:0]	w	Address Bus[13:0]		
			Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration		
			0 _B A[13:0] , Address bits		

¹⁾ w = write only



3.12 Off-Chip Driver (OCD) Impedance Adjustment

DDR2 SDRAM supports driver calibration feature and the flow chart below is an example of the sequence. Every calibration mode command should be followed by "OCD calibration mode exit" before any other command being issued. MRS should be set before entering OCD impedance adjustment and On Die Termination (ODT) should be carefully controlled depending on system environment.

OCD Impedance Adjustment Flow Chart




Figure 9 OCD Impedance Adjustment Flow Chart

Note: MR should be set before entering OCD impedance adjustment and ODT should be carefully controlled depending on system environment



Extended Mode Register Set for OCD impedance adjustment

OCD impedance adjustment can be done using the following EMRS(1) mode. In drive mode all outputs are driven out by DDR2 SDRAM and drive of RDQS is dependent on EMR(1) bit enabling RDQS operation. In Drive(1)mode, all DQ, DQS (and RDQS) signals are driven HIGH and all DQS (and RDQS) signals are driven LOW. InDrive(0) mode, all DQ, DQS (and RDQS) signals are driven LOW and all DQS (and RDQS) signals are driven LOW and all DQS (and RDQS) signals are driven HIGH. In adjust mode, BL = 4 of operation code data must be used. In case of OCD calibration default, output driver characteristics have a nominal impedance value of 18 Ohms during nominal

temperature and voltage conditions. Output driver characteristics for OCD calibration default are specified in the following table. OCD applies only to normal full strength output drive setting defined by EMR(1) and if half strength is set, OCD default driver characteristics are not applicable. When OCD calibration adjust mode is used, OCD default output driver characteristics are not applicable. After OCD calibration is completed or driver strength is set to default, subsequent EMRS(1) commands not intended to adjust OCD characteristics must specify A[9:7] as'000' in order to maintain the default or calibrated value.

Table 13 Off Chip Driver Program

A9	A8	A7	Operation	
0	0	0	OCD calibration mode exit	
0	0	1	Drive(1) DQ, DQS, (RDQS) high and DQS (RDQS) low	
0	1	0	Drive(0) DQ, DQS, (RDQS) low and DQS (RDQS) high	
1	0	0	Adjust mode	
1	1	1	OCD calibration default	

OCD impedance adjust

To adjust output driver impedance, controllers must issue the ADJUST EMRS(1) command along with a 4 bit burst code to DDR2 SDRAM as in the following table. For this operation, Burst Length has to be set to BL = 4 via MRS command before activating OCD and controllers must drive the burst code to all DQs at the same time. DT0 in the table means all DQ bits at bit time 0, DT1 at bit time 1, and so forth. The driver output impedance is adjusted for all DDR2 SDRAM DQs

simultaneously and after OCD calibration, all DQs of a given DDR2 SDRAM will be adjusted to the same driver strength setting. The maximum step count for adjustment is 16 and when the limit is reached, further increment or decrement code has no effect. The default setting may be any step within the maximum step count range. When Adjust mode command is issued, AL from previously set value must be applied.

Table 14 Off-Chip-Driver Adjust Program

4 bit burst code inputs to all DQs			all DQs	Operation		
DT0	DT1	DT2	DT3	Pull-up driver strength	Pull-down driver strength	
0	0	0	0	NOP (no operation)	NOP (no operation)	
0	0	0	1	Increase by 1 step	NOP	
0	0	1	0	Decrease by 1 step	NOP	
0	1	0	0	NOP	Increase by 1 step	
1	0	0	0	NOP	Decrease by 1 step	
0	1	0	1	Increase by 1 step	Increase by 1 step	
0	1	1	0	Decrease by 1 step	Increase by 1 step	
1	0	0	1	Increase by 1 step	Decrease by 1 step	
1	0	1	0	Decrease by 1 step	Decrease by 1 step	
Other Combinations		Illegal				



For proper operation of adjust mode, WL = RL - 1 = AL + CL - 1 clocks and $t_{\rm DS}$ / $t_{\rm DH}$ should be met as shown in **Figure 10**. Input data pattern for adjustment, DT[0:3] is fixed and not affected by MRS addressing mode (i.e.

sequential or interleave). Burst length of 4 have to be programmed in the MRS for OCD impedance adjustment.




Figure 10 Timing Diagram Adjust Mode

Drive Mode

Both Drive(1) and Drive(0) are used for controllers to measure DDR2 SDRAM Driver impedance before OCD impedance adjustment. In this mode, all outputs are driven out $t_{\rm OIT}$ after "enter drive mode" command and all output drivers are turned-off $t_{\rm OIT}$ after "OCD calibration mode exit" command. See **Figure 11**.




Figure 11 Timing Diagram Drive Mode



3.13 On-Die Termination (ODT)

On-Die Termination (ODT) is a new feature on DDR2 components that allows a DRAM to turn on/off termination resistance for each DQ, DQS, \overline{DQS} , DM for ×4 and DQ, DQS, \overline{DQS} , DM, RDQS (DM/RDQS share the same pin) and \overline{RDQS} for ×8 configuration via the ODT control pin. \overline{DQS} and \overline{RDQS} are only terminated when enabled by EMR(1).

For $\times 16$ configuration <u>ODT</u> is applied to each DQ, UDQS, <u>UDQS</u>, <u>LDQS</u>, <u>LDQS</u>, <u>UDM</u> and <u>LDM</u> signal via

the ODT control pin. $\overline{\text{UDQS}}$ and LDQS are terminated only when enabled in the EMRS(1) by address bit A10 = 0.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. The ODT function can be used for all active and standby modes. ODT is turned off and not supported in Self-Refresh mode.




Figure 12 Functional Representation of ODT

Switch sw1, sw2 or sw3 are enabled by the ODT pin. Selection between sw1, sw2 or sw3 is determined by "Rtt (nominal)" in EMRS(1) address bits A6 & A2.

Target: Rval1 = Rval2 = Rval3 = $2 \times Rtt$

The ODT pin will be ignored if the Extended Mode Register (EMRS(1)) is programmed to disable ODT.



ODT Truth Tables

The ODT Truth Table shows which of the input pins are terminated depending on the state of address bit A10 and A11 in the EMRS(1) for all three device

organisations (\times 4, \times 8 and \times 16). To activate termination of any of these pins, the ODT function has to be enabled in the EMRS(1) by address bits A6 and A2.

Table 15 ODT Truth Table

Input Pin	EMRS(1) Address Bit A10	EMRS(1) Address Bit A11
x4 components		
DQ[3:0]	X	
DQS	X	
DQS	0	X
DM	X	
x8 components	·	
DQ[7:0]	X	
DQS	X	
DQS	0	X
RDQS	X	1
RDQS	0	1
DM	X	0
x16 components		
DQ[7:0]	X	
DQ[15:8]	X	
LDQS	X	
LDQS	0	X
UDQS	X	
UDQS	0	X
LDM	X	
UDM	X	

Note: X = don't care; 0 = bit set to low; 1 = bit set to high



ODT timing modes

Depending on the operating mode asynchronous or synchronous ODT timings apply.

Asynchronous ODT timings (t_{AOFPD} , t_{AONPD}) apply when the on-die DLL is disabled.

These modes are:

- Slow Exit Active Power Down Mode (with MRS bit A12 is set to "1")
- Precharge Power Down Mode

Synchronous ODT timings (t_{AOND} , t_{AOFD} , t_{AON} , t_{AOF}) apply for all other modes.




Figure 13 ODT Timing for Active and Standby (Idle) Modes (Synchronous ODT timings)

Note:

- Synchronous ODT timings apply for Active Mode and Standby Mode with CKE HIGH and for the "Fast Exit" Active Power Down Mode (MRS bit A12 set to "0"). In all these modes the on-die DLL is enabled.
- 2. ODT turn-on time ($t_{\rm AON.MIN}$) is when the device leaves high impedance and ODT resistance begins
- to turn on. ODT turn on time max. ($t_{\rm AON.MAX}$) is when the ODT resistance is fully on. Both are measured from $\rm t_{\rm AOND}$.
- 3. ODT turn off time min. $(t_{AOF.MIN})$ is when the device starts to turn off the ODT resistance.ODT turn off time max. $(t_{AOF.MAX})$ is when the bus is in high impedance. Both are measured from t_{AOFD} .






Figure 14 ODT Timing for Precharge Power-Down and Active Power-Down Mode

Note: Asynchronous ODT timings apply for Precharge Power-Down Mode and "Slow Exit" Active Power Down Mode (MRS bit A12 set to "1"), where the on-die DLL is disabled in this mode of operation.

ODT timing mode switch

When entering the Power Down Modes "Slow Exit" Active Power Down and Precharge Power Down two additional timing parameters (t_{ANPD}) and t_{AXPD}) define if synchronous or asynchronous ODT timings have to be applied.

Mode entry

As long as the timing parameter $t_{\mathsf{ANPD.MIN}}$ is satisfied when ODT is turned on or off before entering these power-down modes, synchronous timing parameters

can be applied. If $t_{\rm ANPD.MIN}$ is not satisfied, asynchronous timing parameters apply.






Figure 15 ODT Mode Entry Timing Diagram



Mode exit

As long as the timing parameter $t_{\rm AXPD.MIN}$ is satisfied when ODT is turned on or off after exiting these power-down modes, synchronous timing parameters can be

applied. If $t_{\rm AXPD.MIN}$ is not satisfied, asynchronous timing parameters apply.





Figure 16 ODT Mode Exit Timing Diagram



3.14 Bank Activate Command

The Bank Activate command is issued by holding $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ HIGH with $\overline{\text{CS}}$ and $\overline{\text{RAS}}$ LOW at the rising edge of the clock. The bank addresses BA[1:0] are used to select the desired bank. The row addresses A0 through A13 are used to determine which row to activate in the selected bank for ×4 and ×8 organized components. For ×16 components row addresses A0 through A12 have to be applied. The Bank Activate command must be applied before any Read or Write operation can be executed. Immediately after the bank active command, the DDR2 SDRAM can accept a read or write command (with or without Auto-Precharge) on the following clock cycle. If a R/W command is issued to a bank that has not satisfied the $t_{\text{RCD.MIN}}$ specification, then additive

latency must be programmed into the device to delay the R/W command which is internally issued to the device. The additive latency value must be chosen to assure $t_{\rm RCD.MIN}$ is satisfied. Additive latencies of 0, 1, 2, 3, 4 and 5 are supported. Once a bank has been activated it must be precharged before another Bank Activate command can be applied to the same bank. The bank active and precharge times are defined as $t_{\rm RAS}$ and $t_{\rm RP}$, respectively. The minimum time interval between successive Bank Activate commands to the same bank is determined by $t_{\rm RC}$. The minimum time interval between Bank Active commands to different banks is $t_{\rm RRD}$.



45

Figure 17 Bank Activate Command Cycle

$$t_{RCD}$$
 = 3, AL = 2, t_{RP} = 3, t_{RRD} = 2



3.15 Read and Write Commands and Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting RAS HIGH, CS and CAS LOW at the clock's rising edge. WE must also be defined at this time to determine whether the access cycle is a read operation (WE HIGH) or a write operation (WE LOW). The DDR2 SDRAM provides a wide variety of fast access modes. A single Read or Write Command will initiate a serial read or write operation on successive clock cycles at data rates of up to 533 Mb/sec/pin for main memory. The boundary of the burst cycle is restricted to specific segments of the page length.

For example, the 32 Mbit \times 4 I/O \times 4 Bank chip has a page length of 2048 bits (defined by CA[11, 9:0]).

In case of a 4-bit burst operation (burst length = 4) the page length of 2048 is divided into 512 uniquely addressable segments (4-bits \times 4 I/O each). The 4-bit burst operation will occur entirely within one of the 512 segments (defined by CA[8:0]) starting with the column address supplied to the device during the Read or Write

Command (CA[11, 9:0]). The second, third and fourth access will also occur within this segment, however, the burst order is a function of the starting address, and the burst sequence.

In case of a 8-bit burst operation (burst length = 8) the page length of 2048 is divided into 256 uniquely addressable segments (8-bits \times 4 I/O each). The 8-bit burst operation will occur entirely within one of the 256 segments (defined by CA[7:0]) beginning with the column address supplied to the device during the Read or Write Command (CA[11, 9:0]).

A new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting. Therefore the minimum CAS to CAS delay ($t_{\rm CCD}$) is a minimum of 2 clocks for read or write cycles.

For 8 bit burst operation (BL = 8) the minimum CAS to CAS delay (t_{CCD}) is 4 clocks for read or write cycles.

Burst interruption is allowed with 8 bit burst operation. For details see Chapter 3.20.




Figure 18 Read Timing Example

CL = 3, AL = 0, RL = 3, BL = 4



3.16 Posted CAS

Posted $\overline{\text{CAS}}$ operation is supported to make command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. In this operation, the DDR2 SDRAM allows a Read or Write command to be issued immediately after the bank activate command (or any time during the $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time, t_{RCD} period). The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is the sum of AL and the $\overline{\text{CAS}}$

latency (CL). Therefore if a user chooses to issue a Read/Write command before the $t_{\rm RCD.MIN}$, then AL greater than 0 must be written into the EMR(1). The Write Latency (WL) is always defined as RL - 1 (Read Latency -1) where Read Latency is defined as the sum of Additive Latency plus $\overline{\rm CAS}$ latency (RL=AL+CL). If a user chooses to issue a Read command after the $t_{\rm RCD.MIN}$ period, the Read Latency is also defined as RL = AL + CL.




Figure 19 Activate to Read Timing Example: Read followed by a write to the same bank

Activate to Read delay $< t_{RCD.MIN}$: AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL -1) = 4, BL = 4




Figure 20 Read to Write Timing Example: Read followed by a write to the same bank

Activate to Read delay $< t_{RCD MIN}$: AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL -1) = 4, BL = 8






Figure 21 Read to Write Timing Example: Read followed by a write to the same bank

Activate to Read delay = $t_{\rm RCD.MIN}$: AL = 0, CL = 3, RL = (AL + CL) = 3, WL = (RL -1) = 2, BL = 4




Figure 22 Read to Write Timing Example: Read followed by a write to the same bank

Activate to Read delay > $t_{RCD.MIN}$: AL = 1, CL = 3, RL = 4, WL = 3, BL = 4




Figure 23 Write to Read Timing Example: Write followed by a read to the same bank

AL = 2, CL = 3, RL = 5, WL = 4, $t_{WTR} = 2$, BL = 4



3.17 Burst Mode Operation

Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from memory locations (read cycle). The parameters that define how the burst mode will operate are burst sequence and burst length. The DDR2 SDRAM supports 4 bit and 8 bit burst modes only. For 8 bit burst mode, full interleave address ordering is supported, however, sequential address ordering is nibble based for ease of implementation. The burst length is programmable and defined by the addresses A[2:0] of

the MR. The burst type, either sequential or interleaved, is programmable and defined by the address bit 3 (A3) of the MR. Seamless burst read or write operations are supported. Interruption of a burst read or write operation is prohibited, when burst length = 4 is programmed. For burst interruption of a read or write burst when burst length = 8 is used, see Chapter 3.21. A Burst Stop command is not supported on DDR2 SDRAM devices.

Table 16 Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	x 0 0	0, 1, 2, 3	0, 1, 2, 3
	x 0 1	1, 2, 3, 0	1, 0, 3, 2
	x 1 0	2, 3, 0, 1	2, 3, 0, 1
	x 1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

Note:

- PageSize and Length is a function of I/O organization:
 128Mb x 4 organization (CA[9:0], CA11); Page Size = 1 kByte; Page Length = 2048
 64Mb x 8 organization (CA[9:0]); Page Size = 1 kByte; Page Length = 1024
 32Mb x 16 organization (CA[9:0]); Page Size = 2 kByte; Page Length = 1024
- 2. Order of burst access for sequential addressing is "nibble-based" and therefore different from SDR or DDR components



3.18 Read Command

The Read command is initiated by having \overline{CS} and \overline{CAS} LOW while holding \overline{RAS} and \overline{WE} HIGH at the rising edge of the clock. The address inputs determine the starting column address for the burst. The delay from the start of the command until the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The data strobe output (DQS) is driven LOW one clock cycle before valid data (DQ) is driven

onto the data bus. The first bit of the burst is synchronized with the rising edge of the data strobe (DQS). Each subsequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is equal to an additive latency (AL) plus CAS latency (CL). The CL is defined by the Mode Register Set (MRS). The AL is defined by the Extended Mode Register Set (EMRS(1)).




Figure 24 Basic Read Timing Diagram




Figure 25 Read Operation Example 1

RL = 5 (AL = 2, CL = 3, BL = 4)






Figure 26 Read Operation Example 2

RL = 3 (AL = 0, CL = 3, BL = 8)




Figure 27 Read followed by Write Example

RL = 5, WL = (RL-1) = 4, BL = 4

The minimum time from the read command to the write command is defined by a read-to-write turn-around time, which is BL/2 + 2 clocks.






Figure 28 Seamless Read Operation Example 1

RL = 5, AL = 2, CL = 3, BL = 4

The seamless read operation is supported by enabling a read command at every BL / 2 number of clocks. This operation is allowed regardless of same or different banks as long as the banks are activated.




Figure 29 Seamless Read Operation Example 2

RL = 3, AL = 0, CL = 3, BL = 8 (non interrupting)

The seamless, non interrupting 8-bit read operation is supported by enabling a read command at every BL/2 number of clocks. This operation is allowed regardless of same or different banks as long as the banks are activated.



3.19 Write Command

The Write command is initiated by having \overline{CS} , \overline{CAS} and \overline{WE} LOW while holding \overline{RAS} HIGH at the rising edge of the clock. The address inputs determine the starting column address. Write latency (WL) is defined by a read latency (RL) minus one and is equal to (AL + CL – 1). A data strobe signal (DQS) has to be driven LOW (preamble) a time t_{WPRE} prior to the WL. The first data bit of the burst cycle must be applied to the DQ pins at the first rising edge of the DQS following the preamble. The t_{DQSS} specification must be satisfied for write cycles. The subsequent burst bit data are issued on

successive edges of the DQS until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ signal is ignored after the burst write operation is complete. The time from the completion of the burst write to bank precharge is named "write recovery time" ($t_{\rm WR}$) and is the time needed to store the write data into the memory array. $t_{\rm WR}$ is an analog timing parameter (see **Chapter 5**) and is not the programmed value for WR in the MRS.




Figure 30 Basic Write Timing




Figure 31 Write Operation Example 1

RL = 5 (AL = 2, CL = 3), WL = 4, BL = 4






Figure 32 Write Operation Example 2

$$RL = 3$$
 ($AL = 0$, $CL = 3$), $WL = 2$, $BL = 4$




Figure 33 Write followed by Read Example

RL = 5 (AL = 2, CL = 3), WL = 4,
$$t_{WTR}$$
 = 2, BL = 4

The minimum number of clocks from the write command to the read command is (CL - 1) +BL/2 + $t_{\rm WTR}$, where $t_{\rm WTR}$ is the write-to-read turn-around time $t_{\rm WTR}$ expressed in clock cycles. The $t_{\rm WTR}$ is not a write recovery time ($t_{\rm WR}$) but the time required to transfer 4 bit write data from the input buffer into sense amplifiers in the array.






Figure 34 Seamless Write Operation Example 1

RL = 5, WL = 4, BL = 4

The seamless write operation is supported by enabling a write command every BL/2 number of clocks. This operation is allowed regardless of same or different banks as long as the banks are activated.




Figure 35 Seamless Write Operation Example 2

RL = 3, WL = 2, BL = 8, non interrupting

The seamless non interrupting 8-bit write operation is supported by enabling a write command at every BL/2 number of clocks. This operation is allowed regardless of same or different banks as long as the banks are activated.



3.20 Write Data Mask

One write data mask input (DM) for $\times 4$ and $\times 8$ components and two write data mask inputs (LDM, UDM) for $\times 16$ components are supported on DDR2 SDRAM's, consistent with the implementation on DDR SDRAM's. It has identical timings on write operations as the data bits, and though used in a uni-directional manner, is internally loaded identically to data bits to

insure matched system timing. Data mask is not used during read cycles. If DM is HIGH during a write burst coincident with the write data, the write data bit is not written to the memory. For $\times 8$ components the DM function is disabled, when RDQS / $\overline{\text{RDQS}}$ are enabled by EMRS(1).




Figure 36 Write Data Mask Timing




Figure 37 Write Operation with Data Mask Example

RL = 3 (AL = 0, CL = 3), WL = 2,
$$t_{WR}$$
 = 3, BL = 4



3.21 Burst Interruption

Interruption of a read or write burst is prohibited for burst length of 4 and only allowed for burst length of 8 under the following conditions:

- A Read Burst can only be interrupted by another Read command. Read burst interruption by a Write or Precharge Command is prohibited.
- 2. A Write Burst can only be interrupted by another Write command. Write burst interruption by a Read or Precharge Command is prohibited.
- Read burst interrupt must occur exactly two clocks after the previous Read command. Any other Read burst interrupt timings are prohibited.
- Write burst interrupt must occur exactly two clocks after the previous Write command. Any other Read burst interrupt timings are prohibited.
- 5. Read or Write burst interruption is allowed to any bank inside the DDR2 SDRAM.

- 6. Read or Write burst with Auto-Precharge enabled is not allowed to be interrupted.
- 7. Read burst interruption is allowed by a Read with Auto-Precharge command.
- 8. Write burst interruption is allowed by a Write with Auto-Precharge command.
- 9. All command timings are referenced to burst length set in the mode register. They are not referenced to the actual burst. For example, Minimum Read to Precharge timing is AL + BL/2 where BL is the burst length set in the mode register and not the actual burst (which is shorter because of interrupt). Minimum Write to Precharge timing is WL + BL/2 + t_{WR}, where t_{WR} starts with the rising clock after the un-interrupted burst end and not from the end of the actual burst end.




Figure 38 Read Interrupt Timing Example 1

CL = 3, AL = 0, RL = 3, BL = 8




Figure 39 Write Interrupt Timing Example 2

CL = 3, AL = 0, WL = 2, BL = 8



3.22 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when \overline{CS} , \overline{RAS} and \overline{WE} are LOW and \overline{CAS} is HIGH at the rising edge of the clock.

The Pre-charge Command can be used to precharge each bank independently or all banks simultaneously. 3 address bits A10, BA[1:0] are used to define which bank to precharge when the command is issued.

Table 17 Bank Selection for Precharge by Address Bits

A10	BA1	BA0	Precharge Bank(s)
0	0	0	Bank 0 only
0	0	1	Bank 1 only
0	1	0	Bank 2 only
0	1	1	Bank 3 only
1	Don't Care	Don't Care	all banks

Note: The bank address assignment is the same for activating and precharging a specific bank.

3.22.1 Read Followed by a Precharge


The following rules apply as long as the $t_{\rm RTP}$ timing parameter - Internal Read to Precharge Command delay time - is less or equal two clocks, which is the case for operating frequencies less or equal 266 MHz (DDR2 400 and 533 speed sorts).

Minimum Read to Precharge command spacing to the same bank = AL + BL/2 clocks. For the earliest possible precharge, the Precharge command may be issued on the rising edge which is "Additive Latency (AL) + BL/2 clocks" after a Read Command, as long as the minimum $t_{\rm RAS}$ timing is satisfied.

The term (t_{RTP} - $2\times t_{CK}$) is 0 clocks for operating frequencies less or equal 266 MHz (DDR2-400 and DDR2-533 product speed sorts). The term (t_{RTP} - $2\times t_{CK}$) is one clock for frequencies higher then 266 MHz (DDR2-667 speed sort).

A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

- 1. The RAS precharge time (t_{RP}) has been satisfied from the clock at which the precharge begins.
- 2. The RAS cycle time ($t_{\rm RC.MIN}$) from the previous bank activation has been satisfied.



58

Figure 40 Read Operation Followed by Precharge Example 1

RL = 4 (AL = 1, CL = 3), BL = 4, $t_{RTP} \le 2$ CKs






Figure 41 Read Operation Followed by Precharge Example 2

RL = 4 (AL = 1, CL = 3), BL = 8,
$$t_{RTP} \le 2$$
 CKs




Figure 42 Read Operation Followed by Precharge Example 3

RL = 5 (AL = 2, CL = 3), BL = 4,
$$t_{RTP} \le 2$$
 CKs






Figure 43 Read Operation Followed by Precharge Example 4

RL = 6, (AL = 2, CL = 4), BL = 4, $t_{\rm RTP} \leq$ 2 CKs




Figure 44 Read Operation Followed by Precharge Example 5

RL = 4, (AL = 0, CL = 4), BL = 8, $t_{RTP} > 2$ CKs

3.22.2 Write followed by Precharge

Minimum Write to Precharge command spacing to the same bank = WL + BL/2 + $t_{\rm WR}$. For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the Precharge command can be issued. This delay is known as a write recovery time ($t_{\rm WR}$) referenced from the completion of the burst write

to the Precharge command. No Precharge command should be issued prior to the $t_{\rm WR}$ delay, as DDR2 SDRAM does not support any burst interrupt by a Precharge command. $t_{\rm WR}$ is an analog timing parameter (see **Chapter 7**) and is not the programmed value WR in the MR.






Figure 45 Write followed by Precharge Example 1

$$WL = (RL - 1) = 3$$
, $BL = 4$, $t_{WR} = 3$




Figure 46 Write followed by Precharge Example 2

$$\mathsf{WL} = (\mathsf{RL} - 1) = 4, \, \mathsf{BL} = 4, \, t_{\mathsf{WR}} = 3$$





3.23 Auto-Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge Command or the Auto-Precharge function. When a Read or a Write Command is given to the DDR2 SDRAM, the CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is LOW when the Read or Write Command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is HIGH when the Read or Write Command is issued, then the Auto-Precharge function is enabled. During Auto-Precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge

internally on the rising edge which is CAS Latency (CL) clock cycles before the end of the read burst. Auto-Precharge is also implemented for Write Commands. The Precharge operation engaged by the Auto-Precharge command will not begin until the last data of the write burst sequence is properly stored in the memory array. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon CAS Latency) thus improving system performance for random data access. The RAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the Auto-Precharge command may be issued with any read or write command.

3.23.1 Read with Auto-Precharge

If A10 is 1 when a Read Command is issued, the Read with Auto-Precharge function is engaged. The DDR2 SDRAM starts an Auto-Precharge operation on the rising edge which is (AL + BL/2) cycles later from the Read with AP command if $t_{\rm RAS.MIN}$ and $t_{\rm RTP}$ are satisfied. If $t_{\rm RAS.MIN}$ is not satisfied at the edge, the start point of Auto-Precharge operation will be delayed until $t_{\rm RAS.MIN}$ is satisfied. If $t_{\rm RTP.MIN}$ is not satisfied at the edge, the start point of Auto-Precharge operation will be delayed until $t_{\rm RTP.MIN}$ is satisfied.

In case the internal precharge is pushed out by $t_{\rm RTP}$, $t_{\rm RP}$ starts at the point where the internal precharge happens (not at the next rising clock edge after this event). So for BL = 4 the minimum time from Read with

Auto-Precharge to the next Activate command becomes AL + $t_{\rm RTP}$ + $t_{\rm RP}$. For BL = 8 the time from Read with Auto-Precharge to the next Activate command is AL + 2 + $t_{\rm RTP}$ + $t_{\rm RP}$. Note that ($t_{\rm RTP}$ + $t_{\rm RP}$) has to be rounded up to the next integer value. In any event internal precharge does not start earlier than two clocks after the last 4-bit prefetch.

A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

- 1. The \overline{RAS} precharge time (t_{RP}) has been satisfied from the clock at which the Auto-Precharge begins.
- The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.






Figure 47 Read with Auto-Precharge Example 1, followed by an Activation to the Same Bank (t_{RC} Limit) RL = 5 (AL = 2, CL = 3), BL = 4, $t_{RTP} \le 2$ CKs




Figure 48 Read with Auto-Precharge Example 2, followed by an Activation to the Same Bank (t_{RAS} Limit) RL = 5 (AL = 2, CL = 3), BL = 4, $t_{RTP} \le 2$ CKs






Figure 49 Read with Auto-Precharge Example 3, followed by an Activation to the Same Bank

RL = 4 (AL = 1, CL = 3), BL = 8,
$$t_{RTP} \le 2$$
 CKs




Figure 50 Read with Auto-Precharge Example 4, followed by an Activation to the Same Bank,

RL = 5 (AL = 1, CL = 4), BL = 4,
$$t_{RTP}$$
 = 3 CKs



3.23.2 Write with Auto-Precharge

If A10 is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The DDR2 SDRAM automatically begins precharge operation after the completion of the write burst plus the write recovery time delay (WR), programmed in the MRS register, as long as $t_{\rm RAS}$ is satisfied. The bank undergoing Auto-Precharge from the completion of the write burst may be reactivated if the following two conditions are satisfied.

- 1. The last data-in to bank activate delay time ($t_{\rm DAL}$ = WR + $t_{\rm RP}$) has been satisfied.
- 2. The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.

In DDR2 SDRAM's the write recovery time delay (WR) has to be programmed into the MRS mode register. As long as the analog $t_{\rm WR}$ timing parameter is not violated, WR can be programmed between 2 and 6 clock cycles. Minimum Write to Activate command spacing to the same bank = WL + BL/2 + $t_{\rm DAL}$.




Figure 51 Write with Auto-Precharge Example 1 (t_{RC} Limit)

$$WL = 2$$
, $t_{DAL} = 6$ (WR = 3, $t_{RP} = 3$), $BL = 4$




Figure 52 Write with Auto-Precharge Example 2 (WR + t_{RP} Limit)

$$WL = 4$$
, $t_{DAL} = 6$ (WR = 3, $t_{RP} = 3$), $BL = 4$



3.23.3 Read or Write to Precharge Command Spacing Summary

The following table summarizes the minimum command delays between Read, Read w/AP, Write, Write w/AP to the Precharge commands to the same banks and Precharge-All commands.

Table 18 Minimum Command Delays

To Command	Minimum Delay between "From Command" to "To Command"	Unit	Note
PRECHARGE (to same banks as READ)	AL + BL/2 + max(t_{RTP} , 2) - 2× t_{CK}	t_{CK}	1)2)
PRECHARGE-ALL	AL + BL/2 + max(t_{RTP} , 2) - 2× t_{CK}	t_{CK}	1)2)
PRECHARGE (to same banks as READ w/AP)	AL + BL/2 + max(t_{RTP} , 2) - 2× t_{CK}	t _{CK}	1)2)
PRECHARGE-ALL	AL + BL/2 + max(t_{RTP} , 2) - 2× t_{CK}	t_{CK}	1)2)
PRECHARGE (to same banks as WRITE)	WL + BL/2 + t_{WR}	t_{CK}	2)
PRECHARGE-ALL	WL + BL/2 + t_{WR}	t_{CK}	2)
PRECHARGE (to same banks as WRITE w/AP)	WL + BL/2 + WR	t_{CK}	2)
PRECHARGE-ALL	WL + BL/2 + WR	t_{CK}	2)
PRECHARGE (to same banks as PRECHARGE)	1	t_{CK}	2)
PRECHARGE-ALL	1	t_{CK}	2)
PRECHARGE	1	t_{CK}	2)
PRECHARGE-ALL	1	t_{CK}	2)
	PRECHARGE (to same banks as READ) PRECHARGE-ALL PRECHARGE (to same banks as READ w/AP) PRECHARGE-ALL PRECHARGE (to same banks as WRITE) PRECHARGE-ALL PRECHARGE-ALL PRECHARGE (to same banks as WRITE w/AP) PRECHARGE-ALL PRECHARGE-ALL PRECHARGE-ALL PRECHARGE (to same banks as PRECHARGE) PRECHARGE-ALL PRECHARGE-ALL PRECHARGE-ALL PRECHARGE-ALL		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

¹⁾ RU $\{t_{RTP}(ns) / t_{CK}(ns)\}$ must be used, where RU stands for "Round Up"

²⁾ For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge-all, issued to that bank. The precharge period is satisfied after t_{RP,all} depending on the latest precharge command issued to that bank



3.23.4 Concurrent Auto-Precharge

DDR2 devices support the "Concurrent Auto-Precharge" feature. A Read with Auto-Precharge enabled, or a Write with Auto-Precharge enabled, may be followed by any command to the other bank, as long as that command does not interrupt the read or write data transfer, and all other related limitations (e.g. contention between Read data and Write data must be avoided externally and on the internal data bus).

The minimum delay from a Read or Write command with Auto-Precharge enabled, to a command to a different bank, is summarized in the Command Delay Table. As defined, the WL = RL - 1 for DDR2 devices which allows the command gap and corresponding data gaps to be minimized.

Table 19 Command Delay Table

From Command	To Command (different bank, non-interrupting command)	Minimum Delay with Concurrent Auto- Precharge Support	Unit	Note
WRITE w/AP	Read or Read w/AP	(CL -1) + (BL/2) + t _{WTR}	t_{CK}	
	Write or Write w/AP	BL/2	t_{CK}	
	Precharge or Activate	1	t_{CK}	1)
Read w/AP	Read or Read w/AP	BL/2	t_{CK}	
	Write or Write w/AP	BL/2 + 2	t_{CK}	
	Precharge or Activate	1	t_{CK}	1)

¹⁾ This rule only applies to a selective Precharge command to another bank, a Precharge-All command is illegal

3.24 Refresh

DDR2 SDRAM requires a refresh of all rows in any rolling 64 ms interval. The necessary refresh can be generated in one of two ways: by explicit Auto-Refresh commands or by an internally timed Self-Refresh mode.

3.24.1 Auto-Refresh Command

Auto-Refresh is used during normal operation of the DDR2 SDRAM's. This command is non persistent, so it must be issued each time a refresh is required. The refresh addressing is generated by the internal refresh controller. This makes the address bits "don't care" during an Auto-Refresh command. The DDR2 SDRAM requires Auto-Refresh cycles at an average periodic interval of $t_{\rm REFLMAX}$.

When $\overline{\text{CS}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are held LOW and $\overline{\text{WE}}$ HIGH at the rising edge of the clock, the chip enters the Auto-Refresh mode. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time (t_{RP}) before the Auto-Refresh Command can be applied. An internal address counter supplies the addresses during the refresh cycle. No control of the

external address bus is required once this cycle has started.

When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Auto-Refresh Command and the next Activate Command or subsequent Auto-Refresh Command must be greater than or equal to the Auto-Refresh cycle time ($t_{\rm RFC}$).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Auto-Refresh command and the next Auto-Refresh command is $9 \times t_{\rm REFI}$.






Figure 53 Auto Refresh Timing

3.24.2 Self-Refresh Command

The Self-Refresh command can be used to retain data, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR2 SDRAM retains data without external clocking. The DDR2 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh Command is defined by having CS, RAS, CAS and CKE held LOW with WE HIGH at the rising edge of the clock. The device must be in idle state and ODT must be turned off before issuing Self Refresh command, by either driving ODT pin LOW or using EMRS(1) command. Once the command is registered, CKE must be held LOW to keep the device in Self-Refresh mode. The DLL is automatically disabled upon entering Self Refresh and is automatically enabled upon exiting Self Refresh. When the DDR2 SDRAM has entered Self-Refresh mode all of the external control signals, except CKE, are "don't care". The DRAM initiates a minimum of one Auto Refresh command internally within t_{CKF} period once it enters Self Refresh mode. The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR2 SDRAM must remain in Self Refresh mode is $t_{\rm CKE}$. The user may change the external clock frequency or halt the external clock one

clock after Self-Refresh entry is registered, however, the clock must be restarted and stable before the device can exit Self-Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock must be stable prior to CKE going back HIGH. Once Self-Refresh Exit command is registered, a delay of at least $t_{\rm XSNR}$ must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self-Refresh exit period $t_{\rm XSRD}$ for proper operation. Upon exit from Self Refresh, the DDR2 SDRAM can be put back into Self Refresh mode after $t_{\rm XSNR}$ expires. NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval $t_{\rm XSNR}$. ODT should be turned off during $t_{\rm XSNR}$.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, the DDR2 SDRAM requires a minimum of one extra auto refresh command before it is put back into Self Refresh Mode.






Figure 54 Self Refresh Timing

Note:

- 1. Device must be in the "All banks idle" state before entering Self Refresh mode.
- 2. t_{XSRD} (\geq 200 t_{CK}) has to be satisfied for a Read or a Read with Auto-Precharge command.
- t_{XSNR} has to be satisfied for any command except a Read or a Read with Auto-Precharge command
- 4. Since CKE is an SSTL input, $V_{\rm REF}$ must be maintained during Self Refresh.

3.25 Power-Down

Power-down is synchronously entered when CKE is registered LOW, along with NOP or Deselect command. CKE is not allowed to go LOW while mode register or extended mode register command time, or read or write operation is in progress. CKE is allowed to go LOW while any other operation such as row activation, Precharge, Auto-Precharge or Auto-Refresh is in progress, but power-down $I_{\rm DD}$ specification will not be applied until finishing those operations.

The DLL should be in a locked state when power-down is entered. Otherwise DLL should be reset after exiting power-down mode for proper read operation. DRAM design guarantees it's DLL in a locked state with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

If power-down occurs when all banks are precharged, this mode is referred to as Precharge Power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as Active Power-down.

For Active Power-down two different power saving modes can be selected within the MRS register, address bit A12. When A12 is set to LOW this mode is referred as "standard active power-down mode" and a fast power-down exit timing defined by the $t_{\rm XARD}$ timing parameter can be used. When A12 is set to HIGH this mode is referred as a power saving "low power active power-down mode". This mode takes longer to exit from the power-down mode and the $t_{\rm XARDS}$ timing parameter has to be satisfied.

Entering power-down deactivates the input and output buffers, excluding CK, $\overline{\text{CK}}$, ODT and CKE. Also the DLL is disabled upon entering Precharge Power-down or slow exit active power-down, but the DLL is kept enabled during fast exit active power-down. In power-down mode, CKE LOW and a stable clock signal must be maintained at the inputs of the DDR2 SDRAM, and all other input signals are "Don't Care". Power-down duration is limited by 9 times t_{REFI} of the device.



Power-Down Entry

Active Power-down mode can be entered after an Activate command. Precharge Power-down mode can be entered after a Precharge, Precharge-All or internal precharge command. It is also allowed to enter power-mode after an Auto-Refresh command or MRS / EMRS(1) command when $t_{\rm MRD}$ is satisfied.

Active Power-down mode entry is prohibited as long as a Read Burst is in progress, meaning CKE should be kept HIGH until the burst operation is finished. Therefore Active Power-Down mode entry after a Read or Read with Auto-Precharge command is allowed after RL + BL/2 is satisfied.

Active Power-down mode entry is prohibited as long as a Write Burst and the internal write recovery is in progress. In case of a write command, active power-down mode entry is allowed when WL + BL/2 + $t_{\rm WTR}$ is satisfied.

In case of a write command with Auto-Precharge, Power-down mode entry is allowed after the internal precharge command has been executed, which is WL + BL/2 + WR starting from the write with Auto-Precharge command. In this case the DDR2 SDRAM enters the Precharge Power-down mode.

Power-Down Exit

The power-down state is synchronously exited when CKE is registered HIGH (along with a NOP or Deselect command). A valid, executable command can be

applied with power-down exit latency, t_{XP} , t_{XARD} or t_{XARDS} , after CKE goes HIGH. Power-down exit latencies are defined in **Chapter 7.2**.




Figure 55 Active Power-Down Mode Entry and Exit after an Activate Command

Note: Active Power-Down mode exit timing t_{XARD} ("fast exit") or t_{XARDS} ("slow exit") depends on the programmed state in the MR, address bit A12.

Example: Active Power-Down Mode Entry and Exit after Read Command: RL = 4 (AL = 1, CL = 3), BL = 4






Figure 56 Active Power-Down Mode Entry and Exit Example after a Read Command

Note: Active Power-Down mode exit timing t_{XARD} ("fast exit") or t_{XARDS} ("slow exit") depends on the programmed state in the MR, address bit A12.




Figure 57 Active Power-Down Mode Entry and Exit Example after a Write Command

$$WL = 2$$
, $t_{WTR} = 2$, $BL = 4$

Note: Active Power-Down mode exit timing t_{XARD} ("fast exit") or t_{XARDS} ("slow exit") depends on the programmed state in the MR, address bit A12.

71






Figure 58 Active Power-Down Mode Entry and Exit Example after a Write Command with AP

WL = 2, WR = 3, BL = 4

Note: Active Power-Down mode exit timing t_{XARD} ("fast exit") or t_{XARDS} ("slow exit") depends on the programmed state in the MR, address bit A12. WR is the programmed value in the MRS mode register.




Figure 59 Precharge Power Down Mode Entry and Exit

Note: "Precharge" may be an external command or an internal precharge following Write with AP.



Functional Description




Figure 60 Auto-Refresh command to Power-Down entry




Figure 61 MRS, EMRS command to Power-Down entry

3.26 Other Commands

3.26.1 No Operation Command

The No Operation Command (NOP) should be used in cases when the SDRAM is in a idle or a wait state. The purpose of the No Operation Command is to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is

registered when $\overline{\text{CS}}$ is LOW with $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ held HIGH at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

3.26.2 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs

when $\overline{\text{CS}}$ is brought HIGH, the $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ signals become don't care.



Functional Description

3.27 Input Clock Frequency Change

During operation the DRAM input clock frequency can be changed under the following conditions:

- During Self-Refresh operation
- DRAM is in Precharge Power-down mode and ODT is completely turned off.

In the Precharge Power-down mode the DDR2-SDRAM has to be in Precharged Power-down mode and idle. ODT must be already turned off and CKE must be at a logic LOW state. After a minimum of two clock

cycles after $t_{\rm RP}$ and $t_{\rm AOFD}$ have been satisfied the input clock frequency can be changed. A stable new clock frequency has to be provided, before CKE can be changed to a HIGH logic level again. After $t_{\rm XP}$ has been satisfied a DLL RESET command via EMRS(1) has to be issued. During the following DLL re-lock period of 200 clock cycles, ODT must remain off. After the DLL-re-lock period the DRAM is ready to operate with the new clock frequency.




Figure 62 Input Frequency Change Example during Precharge Power-Down mode

3.28 Asynchronous CKE LOW Reset Event

In a given system, Asynchronous Reset event can occur at any time without prior knowledge. In this situation, memory controller is forced to drop CKE asynchronously LOW, immediately interrupting any valid operation. DRAM requires CKE to be maintained HIGH for all valid operations as defined in this data sheet. If CKE asynchronously drops LOW during any valid operation, the DRAM is not guaranteed to preserve the contents of the memory array. If this event

occurs, the memory controller must satisfy a time delay $(t_{\rm DELAY})$ before turning off the clocks. Stable clocks must exist at the input of DRAM before CKE is raised HIGH again. The DRAM must be fully re-initialized as described the initialization sequence (Power On and Initialization, step 4 through 13). DRAM is ready for normal operation after the initialization sequence. See Chapter 7 for $t_{\rm DELAY}$ specification.




Figure 63 Asynchronous Low Reset Event



Truth tables

4 Truth tables

Table 20 Command Truth Table

Function	CKE		CS	RAS	CAS	WE	BA0	A[12:11]	A10	A[9:0]	Note ¹⁾²⁾³⁾
	Previous Cycle	Current Cycle					BA1				
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	OP Code	1	ı	4)5)
Auto-Refresh	Н	Н	L	L	L	Н	Χ	Х	Χ	X	4)
Self-Refresh Entry	Н	L	L	L	L	Н	Χ	Х	Χ	Х	4)6)
Self-Refresh Exit	L	Н	H L	X H	X H	X H	Х	Х	Х	Х	4)6)7)
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	4)5)
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	4)
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Add	ress		4)5)
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	4)5)8)
Write with Auto- Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	4)5)8)
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	4)5)8)
Read with Auto- Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	4)5)8)
No Operation	Н	Х	L	Н	Н	Н	Χ	Х	Χ	Х	4)
Device Deselect	Н	Х	Н	Х	Х	Χ	Х	Х	Х	Х	4)
Power Down Entry	Н	L	Н	Χ	Х	Χ	Х	Х	Х	Х	4)9)
			L	Н	Н	Н	1				
Power Down Exit	L	Н	Н	Χ	Х	Χ	Х	Х	Х	Х	4)9)
			L	Н	Н	Н	1				

- 1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 2) "X" means "H or L (but a defined logic level)".
- 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) All DDR2 SDRAM commands are defined by states of CS, WE, RAS, CAS, and CKE at the rising edge of the clock.
- 5) Bank addresses (BAx) determine which bank is to be operated upon. For (E)MRS BA[1:0] selects an (Extended) Mode Register.
- 6) V_{REF} must be maintained during Self Refresh operation.
- 7) Self Refresh Exit is asynchronous.
- 8) Burst reads or writes at BL = 4 cannot be terminated. See **Chapter 3.21** for details.
- The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements outlined in Chapter 3.24

75

HYB18T512[40/80/16]0AF-[3/3S/3.7/5] 512-Mbit DDR2 SDRAM

Truth tables

Table 21 Clock Enable (CKE) Truth Table for Synchronous Transitions

Current State ¹⁾	CKE		Command (N) ^{2) 3)}	Action (N) ²⁾	Note ⁴⁾⁵⁾
	Previous Cycle ⁶⁾ (N-1)	Current Cycle ⁶⁾ (N)	RAS, CAS, WE		
Power-Down	L	L	Х	Maintain Power-Down	7)8)11)
	L	Н	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	X	Maintain Self Refresh	8)11)12)
	L	Н	DESELECT or NOP	Self Refresh Exit	9)12)13)14)
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	9)10)11)15)
	Н	L	AUTOREFRESH	Self Refresh Entry	7)11)14)16)
Any State other than listed above	Н	Н	Refer to the Comma	nd Truth Table	17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N)
- The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. See Chapter 3.24.2.
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements
- 8) "X" means "don't care (including floating around V_{REF})" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11) $t_{CKE,MIN}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \times t_{CKE} + t_{IH}$.
- 12) $V_{\rm REF}$ must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read commands may be issued only after t_{XSRD} (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress. See **Chapter 3.25** and **Chapter 3.24** for a detailed list of restrictions.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

Table 22 Data Mask (DM) Truth Table

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	Х	1)

¹⁾ Used to mask write data; provided coincident with the corresponding data.



5 AC & DC Operating Conditions

5.1 Absolute Maximum Ratings

Table 23 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit	Note
V_{DD}	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0 to +2.3	V	1)2)
V_{DDQ}	Voltage on $V_{\rm DDQ}$ pin relative to $V_{\rm SS}$	-0.5 to +2.3	V	1)2)
V_{DDL}	Voltage on $V_{\rm DDL}$ pin relative to $V_{\rm SS}$	-0.5 to +2.3	V	1)2)
$V_{\text{IN}}, V_{\text{OUT}}$	Voltage on any pin relative to $V_{\rm SS}$	-0.5 to +2.3	V	1)
T_{STG}	Storage Temperature	-55 to +100	°C	1)3)

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

Table 24 DRAM Component Operating Temperature Range

Symbol	Parameter	Rating	Unit	Note
T _{OPER}	Operating Temperature	0 to 95	°C	1)2)3)4)

¹⁾ Operating Temperature is the case surface temperature on the center / top side of the DRAM.

²⁾ $V_{\rm DD}$, $V_{\rm DDQ}$ and $V_{\rm DDL}$ must be within 300 mV of each other at all times, and $V_{\rm REF}$ must not be greater than 0.6 x $V_{\rm DDQ}$. However when $V_{\rm DD}$, $V_{\rm DDQ}$ and $V_{\rm DDL}$ are less than 500 mV, $V_{\rm REF}$ may be equal to or less than 300 mV.

³⁾ Storage Temperature is the case surface temperature on the center/top side of the DRAM.

²⁾ The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

³⁾ Above 85 °C case temperature the Auto-Refresh command interval has to be reduced to t_{REFI} = 3.9 μs .

⁴⁾ Self-Refresh period is hard-coded in the chip and therefore it is imperative that the system ensures the DRAM is below 85 °C case temperature before initiating self-refresh operation.



5.2 DC Characteristics

Table 25 Recommended DC Operating Conditions (SSTL 18)

Symbol	Parameter	Parameter Rating					
		Min.	Тур.	Max.			
V_{DD}	Supply Voltage	1.7	1.8	1.9	V	1)	
V_{DDDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	1)	
V_{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	1)	
V_{REF}	Input Reference Voltage	$0.49 \times V_{\mathrm{DDQ}}$	$0.5 imes V_{ m DDQ}$	$0.51 \times V_{\mathrm{DDQ}}$	V	2)3)	
V_{TT}	Termination Voltage	$V_{\sf REF} - 0.04$	V_{REF}	$V_{\sf REF}$ + 0.04	V	4)	

- 1) V_{DDQ} tracks with V_{DD} , V_{DDDL} tracks with V_{DD} . AC parameters are measured with V_{DD} , V_{DDQ} and V_{DDDL} tied together.
- 2) The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about $0.5 \times V_{\text{DDQ}}$ of the transmitting device and V_{REF} is expected to track variations in V_{DDQ} .
- 3) Peak to peak ac noise on $V_{\rm REF}$ may not exceed $\pm\,2\%\,\,V_{\rm REF}$ (dc)
- 4) $V_{\rm TT}$ is not applied directly to the device. $V_{\rm TT}$ is a system supply for signal termination resistors, is expected to be set equal to $V_{\rm REF}$, and must track variations in die dc level of $V_{\rm REF}$.

Table 26 ODT DC Electrical Characteristics

Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)
Deviation of $V_{\rm M}$ with respect to $V_{\rm DDQ}$ / 2	$\mathrm{delta}\ V_{\mathrm{M}}$	-6.00	_	+ 6.00	%	2)

¹⁾ Measurement Definition for Rtt(eff): Apply $V_{\rm IH(ac)}$ and $V_{\rm IL(ac)}$ to test pin separately, then measure current $I(V_{\rm IHac})$ and $I(V_{\rm ILac})$ respectively. Rtt(eff) = $(V_{\rm IH(ac)} - V_{\rm IL(ac)}) / (I(V_{\rm IHac}) - I(V_{\rm ILac}))$.

Table 27 Input and Output Leakage Currents

Symbol	Parameter / Condition	Min.	Max.	Unit	Note
IIL	Input Leakage Current; any input 0 V < $V_{\rm IN}$ < $V_{\rm DD}$	-2	+2	μΑ	1)
IOL	Output Leakage Current; 0 V < $V_{\rm OUT}$ < $V_{\rm DDQ}$	- 5	+5	μΑ	2)

78

²⁾ Measurement Definition for $V_{\rm M}$: Turn ODT on and measure voltage ($V_{\rm M}$) at test pin (midpoint) with no load: delta $V_{\rm M}$ = ((2 x $V_{\rm M}$ / $V_{\rm DDQ}$) – 1) x 100%

¹⁾ all other pins not under test = 0 V

²⁾ DQ's, LDQS, LDQS, UDQS, UDQS, DQS, DQS, RDQS, RDQS are disabled and ODT is turned off



5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) "Enable DQS" mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured

relative to the rising or falling edges of DQS crossing at $V_{\rm REF}$. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, $\overline{\rm DQS}$. This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the $\overline{\rm DQS}$ (and $\overline{\rm RDQS}$) signals are internally disabled and don't care.

Table 28 DC & AC Logic Input Levels

Symbol	Parameter DDR2-400, DI		R2-533	DDR2-667	DDR2-667	
		Min.	Max.	Min.	Max.	Unit
$V_{IH(dc)}$	DC input logic high	$V_{\sf REF}$ + 0.125	$V_{\rm DDQ}$ + 0.3	$V_{\sf REF}$ + 0.125	$V_{\rm DDQ}$ + 0.3	V
$V_{IL(dc)}$	DC input low	-0.3	$V_{\sf REF}$ – 0.125	-0.3	$V_{\sf REF}$ – 0.125	V
$V_{IH(ac)}$	AC input logic high	$V_{\sf REF}$ + 0.250	_	$V_{\sf REF}$ + 0.200	_	V
$V_{IL(ac)}$	AC input low	_	$V_{\sf REF} - 0.250$	_	$V_{\sf REF} - 0.200$	V

Table 29 Single-ended AC Input Test Conditions

Symbol	Condition	Value	Unit	Note
V_{REF}	Input reference voltage	$0.5 \times V_{\rm DDQ}$	V	1)
$\overline{V_{\text{SWING.MAX}}}$	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

- 1) Input waveform timing is referenced to the input signal crossing through the V_{REF} level applied to the device under test.
- 2) The input signal minimum Slew Rate is to be maintained over the range from $V_{\rm IH(ac).MIN}$ to $V_{\rm REF}$ for rising edges and the range from $V_{\rm REF}$ to $V_{\rm IL(ac).MAX}$ for falling edges as shown in **Figure 64**
- 3) AC timings are referenced with input waveforms switching from $V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$ on the positive transitions and $V_{\rm IH(ac)}$ to $V_{\rm IL(ac)}$ on the negative transitions.




Figure 64 Single-ended AC Input Test Conditions Diagram



Table 30 Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Note
$V_{IN(dc)}$	DC input signal voltage	-0.3	$V_{\rm DDQ}$ + 0.3	_	1)
$V_{ID(dc)}$	DC differential input voltage	0.25	$V_{\rm DDQ}$ + 0.6	_	2)
$V_{ID(ac)}$	AC differential input voltage	0.5	V _{DDQ} + 0.6	V	3)
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{\rm DDQ} - 0.175$	$0.5 \times V_{\rm DDQ}$ + 0.175	V	4)
$V_{ m OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{\rm DDQ} - 0.125$	$0.5 \times V_{\rm DDQ} + 0.125$	V	5)

- 1) $V_{\text{IN(dc)}}$ specifies the allowable DC execution of each input of differential pair such as CK, $\overline{\text{CK}}$, $\overline{\text{DQS}}$ etc.
- 2) $V_{\rm ID(dc)}$ specifies the input differential voltage $V_{\rm TR}$ $V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(dc)}$ $V_{\rm IL(dc)}$.
- 3) $V_{\rm ID(ac)}$ specifies the input differential voltage $V_{\rm TR} V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(ac)} V_{\rm IL(ac)}$.
- 4) The value of $V_{\rm IX(ac)}$ is expected to equal $0.5 \times V_{\rm DDQ}$ of the transmitting device and $V_{\rm IX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm IX(ac)}$ indicates the voltage at which differential input signals must cross.
- 5) The value of $V_{\rm OX(ac)}$ is expected to equal $0.5 \times V_{\rm DDQ}$ of the transmitting device and $V_{\rm OX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm OX(ac)}$ indicates the voltage at which differential input signals must cross.




Figure 65 Differential DC and AC Input and Output Logic Levels Diagram



5.4 Output Buffer Characteristics

Table 31 SSTL 18 Output DC Current Drive

Symbol	Parameter	SSTL_18	Unit	Note
I_{OH}	Output Minimum Source DC Current	-13.4	mA	1)2)
I_{OL}	Output Minimum Sink DC Current	13.4	mA	2)3)

¹⁾ $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 1.42 V. $(V_{\rm OUT} - V_{\rm DDQ})$ / $I_{\rm OH}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ – 280 mV.

3) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 280 mV. $V_{\rm OUT}$ / $I_{\rm OL}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between 0 V and 280 mV.

Table 32 SSTL_18 Output AC Test Conditions

Symbol	Parameter	SSTL_18	Unit	Note
$\overline{V_{OH}}$	Minimum Required Output Pull-up	V _{TT} + 0.603	V	1)
$\overline{V_{OL}}$	Maximum Required Output Pull-down	V _{TT} - 0.603	V	1)
$\overline{V_{OTR}}$	Output Timing Measurement Reference Level	$0.5 \times V_{\mathrm{DDQ}}$	V	

1) SSTL_18 test load for V_{OH} and $_{\text{VOL}}$ is different from the referenced load described in **Chapter 8.1**. The SSTL_18 test load has a 20 Ohm series resistor additionally to the 25 Ohm termination resistor into V_{TT} . The SSTL_18 definition assumes that \pm 335 mV must be developed across the effectively 25 Ohm termination resistor (13.4 mA \times 25 Ohm = 335 mV). With an additional series resistor of 20 Ohm this translates into a minimum requirement of 603 mV swing relative to V_{TT} , at the ouput device (13.4 mA \times 45 Ohm = 603 mV).

Table 33 OCD Default Characteristics

Symbol	Description	Min.	Nominal	Max.	Unit	Note
_	Output Impedance	12.6	18	23.4	Ohms	1)2)
_	Pull-up / Pull down mismatch	0	_	4	Ohms	1)2)3)
_	Output Impedance step size for OCD calibration	0	_	1.5	Ohms	4)
S_{OUT}	Output Slew Rate	1.5	_	5.0	V / ns	1)5)6)7)8)

¹⁾ Absolute Specifications (T_{OPER} ; V_{DD} = 1.8 V ± 0.1 V; V_{DDQ} = 1.8 V ± 0.1 V), altering OCD from default state no longer requires DRAM to meet timing, voltage and slew rate specifications on I/O's.

- 3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
- 4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal conditions.
- 5) Slew Rates according to Chapter 8.2.1 $V_{\text{IL(ac)}}$ to $V_{\text{IH(ac)}}$ with the load specified in Figure 72.
- 6) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.
- 7) Timing skew due to DRAM output Slew Rate mis-match between DQS / $\overline{\text{DQS}}$ and associated DQ's is included in t_{DQSQ} and t_{QHS} specification.

81

8) DRAM output Slew Rate specification applies to 400, 533 and 667 MHz speed bins.

²⁾ The values of I_{OH(dc)} and I_{OL(dc)} are based on the conditions given in ¹⁾ and ³⁾. They are used to test drive current capability to ensure V_{IH.MIN}. plus a noise margin and V_{IL.MAX} minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.

²⁾ Impedance measurement condition for output source dc current: $V_{\rm DDQ}$ = 1.7 V, $V_{\rm OUT}$ = 1420 mV; $(V_{\rm OUT}-V_{\rm DDQ})$ / $I_{\rm OH}$ must be less than 23.4 ohms for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ – 280 mV. Impedance measurement condition for output sink dc current: $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = –280 mV; $V_{\rm OUT}$ / $I_{\rm OL}$ must be less than 23.4 Ohms for values of $V_{\rm OUT}$ between 0 V and 280 mV.



5.5 Full Strength Output V-I Characteristics

DDR2 SDRAM output driver characteristics are defined for full strength default operation as selected by the EMRS(1) bits A[9:7] ='1111'. Figure 66 and Figure 67

show the driver characteristics graphically and the tables show the same data suitable for input into simulation tools.

Table 34 Full Strength Default Pull-up Driver Characteristics

Voltage (V)	Pull-up Driver Current [mA]					
	Min. ¹⁾ IBIS Target low ²⁾		IBIS Target high ²⁾	Max. ³⁾		
0.0	0.00	0.00	0.00	0.00		
0.1	-4.30	-5.55	-5.90	-7.95		
0.2	-8.6	-11.10	-11.8	-15.90		
0.3	-12.9	-16.0	-17.0	-23.85		
0.4	-16.9	-20.3	-22.2	-31.80		
0.5	-20.05	-24.0	-27.5	-39.75		
0.6	-22.10	-27.2	-32.4	-47.70		
0.7	-23.27	-29.8	-36.9	-55.55		
0.8	-24.10	-31.9	-40.8	-62.95		
0.9	-24.73	-33.4	-44.5	-69.55		
1.0	-25.23	-34.6	-47.7	-75.35		
1.1	-25.65	-35.5	-50.4	-80.35		
1.2	-26.02	-36.2	-52.5	-84.55		
1.3	-26.35	-36.8	-54.2	-87.95		
1.4	-26.65	-37.2	-55.9	-90.70		
1.5	-26.93	-37.7	-57.1	-93.00		
1.6	-27.20	-38.0	-58.4	-95.05		
1.7	-27.46	-38.4	-59.6	-97.05		
1.8	_	-38.6	-60.8	-99.05		
1.9	_	_	_	-101.05		

¹⁾ The driver characteristics evaluation conditions are Minimum 95 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.7 V, slow–slow process

²⁾ The driver characteristics evaluation conditions are Nominal Default 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8 V, typical process

³⁾ The driver characteristics evaluation conditions are Maximum 0 °C (T_{CASE}). V_{DDQ} = 1.9 V, fast–fast process






Figure 66 Full Strength Default Pull-up Driver Diagram

Table 35 Full Strength Default Pull-down Driver Characteristics

Voltage (V)	Pull-down Driver Current [mA]						
	Min. ¹⁾	Nominal Default low ²⁾	Nominal Default high ²⁾	Max. ³⁾			
0.0	0.00	0.00	0.00	0.00			
0.1	4.30	5.65	5.90	7.95			
0.2	8.60	11.30	11.80	15.90			
0.3	12.90	16.50	16.80	23.85			
0.4	16.90	21.20	22.10	31.80			
0.5	20.05	25.00	27.60	39.75			
0.6	22.10	28.30	32.40	47.70			
0.7	23.27	30.90	36.90	55.05			
0.8	24.10	33.00	40.90	62.95			
0.9	24.73	34.50	44.60	69.55			
1.0	25.23	35.50	47.70	75.35			
1.1	25.65	36.10	50.40	80.35			
1.2	26.02	36.60	52.60	84.55			
1.3	26.35	36.90	54.20	87.95			
1.4	26.65	37.10	55.90	90.70			
1.5	26.93	37.40	57.10	93.00			
1.6	27.20	37.60	58.40	95.05			
1.7	27.46	37.70	59.60	97.05			
1.8	_	37.90	60.90	99.05			
1.9	_	_	_	101.05			

¹⁾ The driver characteristics evaluation conditions are Minimum 95 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.7 V, slow-slow process

²⁾ The driver characteristics evaluation conditions are Nominal Default 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8 V, typical process

³⁾ The driver characteristics evaluation conditions are Maximum 0 °C ($T_{\rm CASE}$). $V_{\rm DDQ}$ = 1.9 V, fast-fast process






Figure 67 Full Strength Default Pull-down Driver Diagram

5.5.1 Calibrated Output Driver V-I Characteristics

DDR2 SDRAM output driver characteristics are defined for full strength calibrated operation as selected by the procedure outlined in the Off-Chip Driver (OCD) Impedance Adjustment. The Table 36 and Table 37 show the data in tabular format suitable for input into simulation tools. The nominal points represent a device at exactly 18 ohms. The nominal low and nominal high values represent the range that can be achieved with a maximum 1.5 ohms step size with no calibration error at the exact nominal conditions only (i.e. perfect calibration procedure, 1.5 ohm maximum step size guaranteed by specification). Real system calibration error needs to be added to these values. It must be understood that these V-I curves are represented here or in supplier IBIS models need to be adjusted to a wider range as a result of any system calibration error. Since this is a system specific phenomena, it cannot be quantified here. The values in the calibrated tables represent just the DRAM portion of uncertainty while

looking at one DQ only. If the calibration procedure is used, it is possible to cause the device to operate outside the bounds of the default device characteristics tables and figure. In such a situation, the timing parameters in the specification cannot be guaranteed. It is solely up to the system application to ensure that the device is calibrated between the minimum and maximum default values at all times. If this can't be quaranteed by the system calibration procedure, recalibration policy and uncertainty with DQ to DQ variation, it is recommended that only the default values to be used. The nominal maximum and minimum values represent the change in impedance from nominal LOW and HIGH as a result of voltage and temperature change from the nominal condition to the maximum and minimum conditions. If calibrated at an extreme condition, the amount of variation could be as much as from the nominal minimum to the nominal maximum or vice versa.



Table 36 Full Strength Calibrated Pull-down Driver Characteristics

Voltage (V)	Calibrated Pull-down Driver Current [mA]						
	Nominal Minimum ¹⁾ (21 Ohms)	Nominal Low ²⁾ (18.75 Ohms)	Nominal ³⁾ (18 ohms)	Nominal High ²⁾ (17.25 Ohms)	Nominal Maximum ⁴⁾ (15 Ohms)		
0.2	9.5	10.7	11.5	11.8	13.3		
0.3	14.3	16.0	16.6	17.4	20.0		
0.4	18.7	21.0	21.6	23.0	27.0		

- 1) The driver characteristics evaluation conditions are Nominal Minimum 95 °C (T_{CASE}). V_{DDQ} = 1.7 V, any process
- 2) The driver characteristics evaluation conditions are Nominal Low and Nominal High 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8V, any process
- 3) The driver characteristics evaluation conditions are Nominal 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8 V, typical process
- 4) The driver characteristics evaluation conditions are Nominal Maximum 0 °C (T_{CASE}), V_{DDQ} = 1.9 V, any process

Table 37 Full Strength Calibrated Pull-up Driver Characteristics

Voltage (V)	Calibrated Pull-up Driver Current [mA]					
	Nominal Minimum ¹⁾ (21 Ohms)	Nominal Low ²⁾ (18.75 Ohms)	Nominal (18 ohms) ³⁾	Nominal High ²⁾ (17.25 Ohms)	Nominal Maximum ⁴⁾ (15 Ohms)	
0.2	-9.5	-10.7	-11.4	-11.8	-13.3	
0.3	-14.3	-16.0	-16.5	-17.4	-20.0	
0.4	-18.3	-21.0	-21.2	-23.0	-27.0	

- 1) The driver characteristics evaluation conditions are Nominal Minimum 95 °C (T_{CASE}). V_{DDQ} = 1.7 V, any process
- 2) The driver characteristics evaluation conditions are Nominal Low and Nominal High 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8V, any process
- 3) The driver characteristics evaluation conditions are Nominal 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8 V, typical process
- 4) The driver characteristics evaluation conditions are Nominal Maximum 0 °C (T_{CASE}), V_{DDQ} = 1.9 V, any process



5.6 Reduced Output Drive Characteristics

A driver mode with reduced output drive characteristics can be selected by setting address bit A1 in the EMRS(1) extended mode register to 1.

Table 38 Reduced Strength Default Pull-up Driver Characteristics

Voltage (V)	Pull-up Driver Current [mA]					
	Min. ¹⁾ IBIS Target low ²⁾		IBIS Target high ²⁾	Max. ³⁾		
0.0	0.00	0.00	0.00	0.00		
0.1	-1.72	-3.20	-3.70	-4.77		
0.2	-3.44	-6.20	-7.22	-9.54		
0.3	-5.16	-9.04	-10.56	-14.31		
0.4	-6.76	-11.69	-13.75	-19.08		
0.5	-8.02	-14.11	-16.78	-23.85		
0.6	-8.84	-16.27	-19.61	-28.62		
0.7	-9.31	-18.16	-22.20	-33.33		
0.8	-9.64	-19.77	-24.50	-37.77		
0.9	-9.89	-21.10	-26.46	-41.73		
1.0	-10.09	-22.15	-28.07	-45.21		
1.1	-10.26	-22.96	-29.36	-48.21		
1.2	-10.41	-23.61	-30.40	-50.73		
1.3	-10.54	-24.61	-31.24	-52.77		
1.4	-10.66	-24.64	-31.93	-54.42		
1.5	-10.77	-25.07	-32.51	-55.80		
1.6	-10.88	-25.47	-33.01	-57.03		
1.7	-10.98	-25.85	-33.46	-58.23		
1.8	_	-26.21	-33.89	-59.43		
1.9	_	_	_	-60.63		

¹⁾ The driver characteristics evaluation conditions are Minimum 95 °C (T_{CASE}), V_{DDQ} = 1.7 V, slow–slow process

²⁾ The driver characteristics evaluation conditions are Nominal Default 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8 V, typical process

³⁾ The driver characteristics evaluation conditions are Maximum 0 °C ($T_{\rm CASE}$). $V_{\rm DDQ}$ = 1.9 V, fast–fast process






Figure 68 Reduced Strength Default Pull-up Driver Diagram

Table 39 Reduced Strength Default Pull-down Driver Characteristics

Voltage (V)	Pull-down Driver Current [mA]					
	Min. ¹⁾ IBIS Target low ²⁾		IBIS Target high ²⁾	Max. ³⁾		
0.0	0.00	0.00	0.00	0.00		
0.1	1.72	3.24	4.11	4.77		
0.2	3.44	6.25	8.01	9.54		
0.3	5.16	9.03	11.67	14.31		
0.4	6.76	11.52	15.03	19.08		
0.5	8.02	13.66	18.03	23.85		
0.6	8.84	15.41	20.61	28.62		
0.7	9.31	16.77	22.71	33.33		
0.8	9.64	17.74	24.35	37.77		
0.9	9.89	18.83	25.56	41.73		
1.0	10.09	18.80	26.38	45.21		
1.1	10.26	19.06	26.90	48.21		
1.2	10.41	19.23	27.24	50.73		
1.3	10.54	19.35	27.47	52.77		
1.4	10.66	19.46	27.64	54.42		
1.5	10.77	19.56	27.78	55.80		
1.6	10.88	19.65	27.89	57.03		
1.7	10.98	19.73	27.97	58.23		
1.8	_	19.80	28.02	59.43		
1.9	_	_	_	60.63		

¹⁾ The driver characteristics evaluation conditions are Minimum 95 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.7 V, slow-slow process

²⁾ The driver characteristics evaluation conditions are Nominal Default 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.8 V, typical process

³⁾ The driver characteristics evaluation conditions are Maximum 0 °C ($T_{\rm CASE}$). $V_{\rm DDQ}$ = 1.9 V, fast-fast process






Figure 69 Reduced Strength Default Pull-down Driver Diagram

5.7 Input / Output Capacitance

Table 40 Input / Output Capacitance

Symbol	Parameter		DDR2-400 & DDR-2-533		DDR2-667	
		Min.	Max.	Min.	Max.	
CCK	Input capacitance, CK and CK	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and CK	_	0.25	_	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	2.0	1.0	2.0	pF
CDI	Input capacitance delta, all other input-only pins	_	0.25	_	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, DQS, RDQS, RDQS	2.5	4.0	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, DQS, RDQS, RDQS	_	0.5	_	0.5	pF



5.8 Power & Ground Clamp V-I Characteristics

Power and Ground clamps are provided on address (A[13:0], BA[11:0]), \overline{RAS} , \overline{CAS} , \overline{CS} , \overline{WE} , and ODT pins. Table 41.

Table 41 Power & Ground Clamp V-I Characteristics

Voltage across clamp (V)	Minimum Power Clamp Current (mA)	Minimum Ground Clamp Current (mA)
0.0	0	0
0.1	0	0
0.2	0	0
0.3	0	0
0.4	0	0
0.5	0	0
0.6	0	0
0.7	0	0
0.8	0.1	0.1
0.9	1.0	1.0
1.0	2.5	2.5
1.1	4.7	4.7
1.2	6.8	6.8
1.3	9.1	9.1
1.4	11.0	11.0
1.5	13.5	13.5
1.6	16.0	16.0
1.7	18.2	18.2
1.8	21.0	21.0

5.9 Overshoot and Undershoot Specification

Table 42 AC Overshoot / Undershoot Specification for Address and Control Pins

Parameter	DDR2-400	DDR2-533	DD2-667	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	٧
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V
$\begin{tabular}{ll} \hline \textbf{Maximum overshoot area above $V_{\rm DD}$} \\ \hline \end{tabular}$	1.33	1.00	0.80	V.ns
$\begin{tabular}{ll} \hline \textbf{Maximum undershoot area below $V_{\rm SS}$} \\ \hline \end{tabular}$	1.33	1.00	0.80	V.ns






Figure 70 AC Overshoot / Undershoot Diagram for Address and Control Pins

Table 43 AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins

Parameter	DDR2-400	DDR2-533	DD2-667	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V
$\begin{tabular}{ll} \hline \textbf{Maximum overshoot area above $V_{\rm DDQ}$} \\ \hline \end{tabular}$	0.38	0.28	0.23	V.ns
Maximum undershoot area below $V_{\rm SSO}$	0.38	0.28	0.23	V.ns




Figure 71 AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins



6 Currents Measurement Specifications and Conditions

Table 44 $I_{\rm DD}$ Measurement Conditions

Symbol	Note
Current - I _{DD0}	1)2)3)4)5)6)
, $t_{\text{RC}} = t_{\text{RC(IDD)}}$, $t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}$, CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid Address and control inputs are switching; Databus inputs are switching.	
Current - One bank Active - Read - Precharge $I_{ m DD1}$	1)2)3)4)5)6
a, BL = 4, $t_{\text{CK}} = t_{\text{CK}(\text{IDD})}$, $t_{\text{RC}} = t_{\text{RC}(\text{IDD})}$, $t_{\text{RAS}} = t_{\text{RAS.MIN}(\text{IDD})}$, $t_{\text{RCD}} = t_{\text{RCD}(\text{IDD})}$, AL = 0, D); CKE is HIGH, CS is HIGH between valid commands. Address and control witching; Databus inputs are switching.	
Power-Down Current Ie; CKE is LOW; $t_{\rm CK}$ = $t_{\rm CK(IDD)}$;Other control and address inputs are stable; Data are floating.	1)2)3)4)5)6
Standby Current I_{DD2N} e; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are bata bus inputs are switching	1)2)3)4)5)6
Quiet Standby Current I_{DD2Q} e; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are bus inputs are floating.	1)2)3)4)5)6
rer-Down Current $I_{\text{DD3P(0)}}$, cke is LOW; Other control and address inputs are stable; Data are floating. MRS A12 bit is set to "0" (Fast Power-down Exit).	1)2)3)4)5)6
rer-Down Current $I_{\text{DD3P(1)}}$, cke is LOW; Other control and address inputs are stable, Data are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	1)2)3)4)5)6
andby Current I_{DD3N} I_{DD3N} I_{DD3N} $I_{\text{CK}} = t_{\text{CK(IDD)}}; t_{\text{RAS}} = t_{\text{RAS.MAX(IDD)}}, t_{\text{RP}} = t_{\text{RP(IDD)}}; \text{ CKE is HIGH, } \overline{\text{CS}} \text{ is HIGH}$ lid commands. Address inputs are switching; Data Bus inputs are switching;	1)2)3)4)5)6
Current All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{(IDD)}$; ; $t_{RAS} = t_{RAS.MAX.(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	1)2)3)4)5)6
Current All banks open; Continuous burst writes; BL = 4; AL = 0, CL = $CL_{(IDD)}$; ; $t_{RAS} = t_{RAS.MAX(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid	1)2)3)4)5)6
Address inputs are switching; Data Bus inputs are switching;	
Pesh Current $I_{\rm DD5B}$, Refresh command every $t_{\rm RFC}$ = $t_{\rm RFC(IDD)}$ interval, CKE is HIGH, $\overline{\rm CS}$ is HIGH lid commands, Other control and address inputs are switching, Data bus inputs ag.	1)2)3)4)5)6
Refresh Current I _{DD5D}	1)2)3)4)5)6
Refresh command every t_{REFI} = 7.8 μs interval, CKE is LOW and \overline{CS} is HIGH lid commands, Other control and address inputs are switching, Data bus inputs	
Address inputs are switching; Data Bus inputs are switching; Pesh Current In Refresh command every $t_{RFC} = t_{RFC(IDD)}$ interval, CKE is HIGH, \overline{CS} is HIGH lid commands, Other control and address inputs are switching, Data bus inputs are switching. In Refresh Current In Refresh command every $t_{REFI} = 7.8 \ \mu s$ interval, CKE is LOW and \overline{CS} is HIGH	



Table 44 $I_{ m DD}$ Measurement Conditions

Parameter	Symbol	Note
Self-Refresh Current	I_{DD6}	1)2)3)4)5)6)
CKE \leq 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are		
floating, Data bus inputs are floating.		
Operating Bank Interleave Read Current	I_{DD7}	1)2)3)4)5)6)7)
1. All banks interleaving reads, I_{OUT} = 0 mA; BL = 4, CL = CL _(IDD) , AL = $t_{\text{RCD(IDD)}}$ -1 \times $t_{\text{CK(IDD)}}$;		
$t_{\text{CK}} = t_{\text{CK(IDD)}}, t_{\text{RC}} = t_{\text{RC(IDD)}}, t_{\text{RRD}} = t_{\text{RRD(IDD)}}; \text{ CKE is HIGH, CS is HIGH between valid}$		
commands. Address bus inputs are stable during deselects; Data bus is switching.		
2. Timing pattern:		
DDR2-400-333: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D (11 clocks)		
DDR2-533-333: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D (15 clocks)		
DDR2-533-444: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D D (16 clocks)		
DDR2-667-444: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D (19 clocks)		
DDR2-667-555: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D (20 clocks)		

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ± 0.1 V
- 2) $\ensuremath{I_{\rm DD}}$ specifications are tested after the device is properly initialized.
- 3) $I_{\rm DD}$ parameter are specified with ODT disabled.
- 4) Data Bus consists of DQ, DM, DQS, \overline{DQS} , RDQS, \overline{RDQS} , LDQS, \overline{LDQS} , UDQS and \overline{UDQS} .
- 5) Definitions for $I_{\rm DD}$: see Table 2
- 6) Timing parameter minimum and maximum values for $I_{\rm DD}$ current measurements are defined in chapter 7..
- 7) A = Activate, RA = Read with Auto-Precharge, D=DESELECT

Table 45 Definition for I_{DD}

Parameter	Description
LOW	defined as $V_{\text{IN}} \le V_{\text{IL(ac).MAX}}$
HIGH	defined as $V_{\text{IN}} \ge V_{\text{IH(ac).MIN}}$
STABLE	defined as inputs are stable at a HIGH or LOW level
FLOATING	defined as inputs are $V_{\rm REF}$ = $V_{\rm DDQ}$ / 2
SWITCHING	defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes



Table 46 I_{DD} Specification for DDR2-667C and DDR2-667D

Product Type Speed Code	-3	-3 S	Unit	Note
Speed Grade	DDR2-667C	DDR2-667D		
Symbol	Max.	Max.		
I_{DD0}	75	71	mA	×4/×8
	95	90		×16
I_{DD1}	90	85	mA	×4/×8
	110	104		×16
I_{DD2N}	50	50	mA	
I_{DD2P}	5	5	mA	
I_{DD2Q}	40	40	mA	
I_{DD3N}	50	50	mA	
I_{DD3P}	19	19	mA	1)×4/×8
	6	6	mA	²⁾ ×16
I_{DD4R}	130	130	mA	×4/×8
	150	150	mA	×16
I_{DD4W}	140	140	mA	×4/×8
	170	170	mA	×16
I_{DD5B}	140	140	mA	3)
I_{DD5D}	6	6	mA	3)
I_{DD6}	5	5	mA	3)4)
I_{DD7}	155	147	mA	×4/×8
	240	228	mA	×16

¹⁾ MRS(12)=0

²⁾ MRS(12)=1

³⁾ $0 \le T_{CASE} \le 85 \,^{\circ}C$

⁴⁾ standard products



Table 47 I_{DD} Specification for DDR2-533C and DDR2-400B

Product Type Speed Code	-3.7	-5	Unit	Note
Speed Grade	DDR2-533C	DDR2-400B		
Symbol	Max.	Max.		
I_{DD0}	65	55	mA	×4/×8
	80	70	mA	×16
I_{DD1}	75	60	mA	×4/×8
	90	75	mA	×16
I_{DD2N}	40	32	mA	
I_{DD2P}	4	4	mA	
I_{DD2Q}	30	25	mA	
I_{DD3N}	40	35	mA	
I_{DD3P}	16	13	mA	1)×4/×8
	5	5	mA	²⁾ ×16
I_{DD4R}	90	70	mA	×4/×8
	100	85	mA	×16
I_{DD4W}	95	75	mA	×4/×8
	110	90	mA	×16
I_{DD5B}	130	120	mA	3)
I_{DD5D}	6	6	mA	3)
I_{DD6}	4	4	mA	3)4)
I_{DD7}	140	130	mA	×4/×8
	220	210	mA	×16

¹⁾ MRS(12)=0

²⁾ MRS(12)=1

³⁾ $0 \le T_{CASE} \le 85 \,^{\circ}C$

⁴⁾ standard products



6.1 I_{DD} Test Conditions

For testing the $I_{\rm DD}$ parameters, the following timing parameters are used:

Table 48 $I_{
m DD}$ Measurement Test Conditions for DDR2–667C and DDR2–667D

Parameter	Symbol	-3	-3 S	Unit	Note	
		DDR2-667C 4-4-4	DDR2-667D 5-5-5			
CAS Latency	CL _(IDD)	4	5	t_{CK}		
Clock Cycle Time	$t_{\text{CK(IDD)}}$	3	3	ns		
Active to Read or Write delay	$t_{\rm RCD(IDD)}$	12	15	ns		
Active to Active / Auto-Refresh command period	$t_{\rm RC(IDD)}$	57	60	ns		
Active bank A to Active bank B	$t_{RRD(IDD)}$	7.5	7.5	ns	1)	
command delay	$t_{\text{RRD(IDD)}}$	10	10	ns	2)	
Active to Precharge Command	$t_{RAS.MIN(IDD)}$	45	45	ns		
	$t_{RAS.MAX(IDD)}$	70000	70000	ns		
Precharge Command Period	$t_{\sf RP(IDD)}$	12	15	ns		
Auto-Refresh to Active / Auto-Refresh command period	$t_{RFC(IDD)}$	75	75	ns		
Auto-Refresh to Active / Auto-Refresh command period	$t_{RFC(IDD)}$	105	105	ns		
Average periodic Refresh interval	t_{REFI}	7.8	7.8	μs		

¹⁾ $\times 4 \& \times 8$ (1 kB page size)


Table 49 $I_{\rm DD}$ Measurement Test Condition for DDR2–533C and DDR2–400B

Parameter	Symbol	-3.7	- 5	Unit	
		DDR2-533C 4-4-4	DDR2-400B 3-3-3		
CAS Latency	CL _(IDD)	4	3	t_{CK}	
Clock Cycle Time	$t_{\text{CK(IDD)}}$	3.75	5	ns	
Active to Read or Write delay	$t_{\rm RCD(IDD)}$	15	15	ns	
Active to Active / Auto-Refresh command period	$t_{\rm RC(IDD)}$	60	55	ns	
Active bank A to Active bank B	$t_{RRD(IDD)}$	7.5	7.5	ns	1)
command delay	, ,	10	10	ns	2)
Active to Precharge Command	$t_{RAS.MIN(IDD)}$	45	40	ns	
	$t_{RAS.MAX(IDD)}$	70000	70000	ns	
Precharge Command Period	$t_{RP(IDD)}$	15	15	ns	
Auto-Refresh to Active / Auto- Refresh command period	$t_{RFC(IDD)}$	105	105	ns	
Average periodic Refresh interval	t_{REFI}	7.8	7.8	μs	

¹⁾ $\times 4 \& \times 8$ (1 kB page size)

^{2) ×16 (2} kB page size); not on 256M component

^{2) ×16 (2} kB page size); not on 256M component





6.1.1 On Die Termination (ODT) Current

The ODT function adds additional current consumption to the DDR2 SDRAM when enabled by the EMRS(1). Depending on address bits A6 & A2 in the EMRS(1) a full or reduced termination can be selected. The current

consumption for any terminated input pin depends on whether the input pin is in tri-state or driving "0" or "1", as long a ODT is enabled during a given period of time.. See **Table 50**

Table 50 ODT current per terminated input pin

ODT Current		EMRS(1) State	Min.	Тур.	Max.	Unit
	I_{ODTO}	A6 = 0, A2 = 1	5	6	7.5	mA/DQ
		A6 = 1, A2 = 0	2.5	3	3.75	mA/DQ
		A6 = 1, A2 = 1	7.5	9	11.25	mA/DQ
Active ODT current per DQ added I_{DDQ} current	I_{ODTT}	A6 = 0, A2 = 1	10	12	15	mA/DQ
for ODT enabled; ODT is HIGH; worst case of Data Bus inputs are stable or switching.		A6 = 1, A2 = 0	5	6	7.5	mA/DQ
		A6 = 1, A2 = 0	15	18	22.5	mA/DQ

Note: For power consumption calculations the ODT duty cycle has to be taken into account



7 Electrical Characteristics

7.1 Speed Grade Defenitions

Table 51 Speed Grade Definition Speed Bins for DDR667

Speed Grade IFX Sort Name CAS-RCD-RP latencies Parameter		DDR2-667C		-667C	7C DDR2-667D -3S 5-5-5		Unit	Note
			-3 4-4-4					
							t _{CK}	
		Symbol	Min.	Max.	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3	8	3	8	ns	1)2)3)4)
Row Active Time	•	t_{RAS}	45	70000	45	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	57	_	60	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	12	_	15	_	ns	1)2)3)4)
Row Precharge Time	е	t_{RP}	12	_	15	_	ns	1)2)3)4)

¹⁾ Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 8. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements" according to Chapter 8.1 only.

- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS/DQS, RDQS/RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS/DQS, RDQS/RDQS is defined in Chapter 8.3.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = 0.2 x V_{DDQ} is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$. See section 8 for the reference load for timing measurements.
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .

Table 52 Speed Grade Definition Speed Bins for DDR533 and DDR400

Speed Grade IFX Sort Name CAS-RCD-RP latencies Parameter S			DDR2-533C -3.7 4-4-4		DDR2-400B		Unit	Note
					- 5			
					3–3–3		t _{CK}	
		Symbol	Min.	Max.	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3.75	8	5	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3.75	8	5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70000	40	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	60	_	55	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	15	_	ns	1)2)3)4)
Row Precharge Time	е	t_{RP}	15	_	15	_	ns	1)2)3)4)

97



- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 8. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements" according to Chapter 8.1 only.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS/DQS, RDQS/RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS/DQS, RDQS/RDQS is defined in Chapter 8.3.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = 0.2 x V_{DDQ} is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$. See section 8 for the reference load for timing measurements.
- 5) $t_{RAS.MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .

7.2 AC Timing Parameters

Table 53 Timing Parameter by Speed Grade - DDR2-667

Parameter	Symbol	DDR2-667		Unit	Note
		Min.	Max.		1)2)3)4)5)6)
DQ output access time from CK / CK	t_{AC}	-450	+450	ps	
CAS A to CAS B command period	$t_{\sf CCD}$	2	_	t_{CK}	
CK, CK high-level width	t_{CH}	0.45	0.55	t_{CK}	
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}	
CK, CK low-level width	t_{CL}	0.45	0.55	t_{CK}	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	_	t_{CK}	7)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	-	ns	8)
DQ and DM input hold time (differential data strobe)	$t_{\rm DH}({\rm base})$	175		ps	9)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	t_{CK}	
DQS output access time from CK / CK	t_{DQSCK}	-400	+400	ps	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}	
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	240	_	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}	
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	100	_	ps	9)
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	t_{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}	
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH}))		11)
Data-out high-impedance time from CK / CK	t_{HZ}	_	$t_{AC.MAX}$	ps	12)
Address and control input hold time	$t_{\rm IH}({\sf base})$	275	_	ps	9)
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}	
Address and control input setup time	$t_{\rm IS}({\sf base})$	200	_	ps	9)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	ps	12)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	$t_{AC.MAX}$	ps	12)
Mode register set command cycle time	t_{MRD}	2	_	t_{CK}	
OCD drive mode output delay	t_{OIT}	0	12	ns	

98



Table 53 Timing Parameter by Speed Grade - DDR2-667

Parameter	Symbol	DDR2-667	Unit	Note	
		Min.	Max.	hos $ ho$ s	1)2)3)4)5)6
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_		
Data hold skew factor	t_{QHS}	340	_	ps	
Average periodic refresh Interval	t_{REFI}	_	7.8	μs	13)14)
		_	3.9	μs	13)15)
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	105	_	ns	1)
Read preamble	t_{RPRE}	0.9	1.1	t_{CK}	12)
Read postamble	t_{RPST}	0.40	0.60	t_{CK}	12)
Active bank A to Active bank B command period	t_{RRD}	7.5	_	ns	16)17)
		10	_	ns	17)18)
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	
Write preamble	t_{WPRE}	0.35	_	t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	19)
Write recovery time for write without Auto-Precharge	t_{WR}	15	_	ns	
Write recovery time for write with Auto-Precharge	WR	$t_{\rm WR}/t_{\rm CK}$		t_{CK}	
Internal Write to Read command delay	t_{WTR}	7.5	_	ns	20)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	t_{CK}	21)
Exit active power-down mode to Read command (slow exit, lower power)	t _{XARDS}	7 – AL	_	t_{CK}	21)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2		t _{CK}	
Exit Self-Refresh to non-Read command	t_{XSNR}	t _{RFC} +10	_	ns	
Exit Self-Refresh to Read command	t_{XSRD}	200	_	t_{CK}	

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes $^{3)4)5)6)$
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 8 of this data sheet. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the Reference Load for Timing Measurements according to Chapter 8.1 only.
- 4) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS/DQS, RDQS/RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS/DQS, RDQS/RDQS is defined in Chapter 8.3 of this data sheet.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is V_{TT} . See Chapter 8 for the reference load for timing measurements.
- 7) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. In case of clock frequency change during power-down, a specific procedure is required as describes in Chapter 2.12.
- 9) For timing definition, Slew Rate and Slew Rate derating see Chapter 8.3
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS/DQS and associated DQ in any given cycle.



HYB18T512[40/80/16]0AF-[3/3S/3.7/5] 512-Mbit DDR2 SDRAM

- 11) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).
- 12) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving ($t_{\rm HZ}$, $t_{\rm RPST}$), or begins driving ($t_{\rm LZ}$, $t_{\rm RPRE}$). $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 µs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) $0 \le T_{CASE} \le 85 \, ^{\circ}C$
- 15) 85 °C $< T_{CASE} \le$ 95 °C
- 16) x4 & x8 (1k page size)
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See Chapter 1.5
- 18) x16 (2k page size), not on 256Mbit component
- 19) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies \leq 200 MHz.
- 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 = "1") a slow power-down exit timing t_{XARDS} has to be satisfied.



Table 54 Timing Parameter by Speed Grade - DDR2-400B & DDR2-533C

Parameter	Symbol	DDR2-533	C	DDR2-4001	В	Unit	
		Min.	Max.	Min.	Max.		1)2)3)4)5) 6)
DQ output access time from CK /	t_{AC}	-500	+500	-600	+600	ps	
CAS A to CAS B command period	t_{CCD}	2	_	2	_	t_{CK}	
CK, CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	t_{CK}	
CKE minimum high and low pulse width	t_{CKE}	3	_	3		t_{CK}	
CK, CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	t_{CK}	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	_	WR + t _{RP}	_	t_{CK}	7)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	8)
DQ and DM input hold time (differential data strobe)	$t_{\mathrm{DH}}(\mathrm{base})$	225	_	275		ps	9)
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	-25	_	25	_	ps	9)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	0.35	_	t_{CK}	
DQS output access time from CK /	t_{DQSCK}	-450	+450	-500	+500	ps	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t_{CK}	
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	300	_	350	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	t_{CK}	
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	100	_	150	_	ps	9)
DQ and DM input setup time (single ended data strobe)	$t_{\rm DS1}({\rm base})$	-25	_	25	_	ps	9)
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	0.2	_	t_{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	0.2	_	t_{CK}	
Clock half period	t_{HP}	MIN. (t_{CL} , t_{C}	н)	MIN. (t_{CL} , t_{C}	н)		11)
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	_	t _{AC.MAX}	ps	12)
Address and control input hold time	$t_{\rm IH}({\sf base})$	375	_	475	_	ps	9)
Address and control input pulse width (each input)	t_{IPW}	0.6	_	0.6	_	t _{CK}	



Table 54 Timing Parameter by Speed Grade - DDR2-400B & DDR2-533C (cont'd)

Parameter	Symbol	DDR2-533	C	DDR2-400	В	Unit	
		Min.	Max.	Min.	Max.		1)2)3)4)5) 6)
Address and control input setup time	$t_{\rm IS}({\sf base})$	250	_	350	_	ps	9)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	$2 \times t_{\text{AC.MIN}}$	t _{AC.MAX}	ps	12)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	t _{AC.MAX}	t _{AC.MIN}	$t_{AC.MAX}$	ps	12)
Mode register set command cycle time	t_{MRD}	2	_	2	_	t_{CK}	
OCD drive mode output delay	t_{OIT}	0	12	0	12	ns	
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_	$t_{HPQ} - t_{QHS}$	_		
Data hold skew factor	t_{QHS}	_	400	_	450	ps	
Average periodic refresh Interval	t_{REFI}	_	7.8	_	7.8	μs	13)14)
		_	3.9	_	3.9	μs	13)15)
Auto-Refresh to Active/Auto- Refresh command period	t_{RFC}	105	_	105	_	ns	1)
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	t_{CK}	12)
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	t_{CK}	12)
Active bank A to Active bank B	t_{RRD}	7.5	_	7.5	_	ns	16)17)
command period		10	_	10	_	ns	18)17)
Internal Read to Precharge command delay	t_{RTP}	7.5	_	7.5	_	ns	
Write preamble	t_{WPRE}	0.35xt _{CK}	_	0.35xt _{CK}	_	t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	t_{CK}	19)
Write recovery time for write without Auto-Precharge	t_{WR}	15	_	15	_	ns	
Write recovery time for write with Auto-Precharge	WR	$t_{\rm WR}/t_{\rm CK}$		$t_{\rm WR}/t_{\rm CK}$		t_{CK}	
Internal Write to Read command delay	t_{WTR}	7.5	_	10	_	ns	20)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	2	_	t_{CK}	21)
Exit active power-down mode to Read command (slow exit, lower power)	t_{XARDS}	6 – AL	_	6 – AL	_	t_{CK}	21)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	2	_	t_{CK}	
Exit Self-Refresh to non-Read command	t_{XSNR}	t _{RFC} +10	_	t _{RFC} +10	_	ns	
Exit Self-Refresh to Read command	t_{XSRD}	200	_	200	_	t_{CK}	

¹⁾ $V_{\rm DDQ}$ = 1.8 V ± 0.1V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes ³⁾⁴⁾⁵⁾⁶⁾



HYB18T512[40/80/16]0AF-[3/3S/3.7/5] 512-Mbit DDR2 SDRAM

- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 8 of this data sheet. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the Reference Load for Timing Measurements according to Chapter 8.1 only.
- 4) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS/DQS, RDQS/RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS/DQS, RDQS/RDQS is defined in Chapter 8.3 of this data sheet.
- 5) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = 0.2 x V_{DDQ} is recognized as low.
- 6) The output timing reference voltage level is V_{TT} . See Chapter 8 for the reference load for timing measurements.
- 7) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. In case of clock frequency change during power-down, a specific procedure is required as describes in Chapter 2.12.
- 9) For timing definition, Slew Rate and Slew Rate derating see Chapter 8.3
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS/DQS and associated DQ in any given cycle.
- 11) MIN ($t_{\rm CL}$, $t_{\rm CH}$) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for $t_{\rm CL}$ and $t_{\rm CH}$).
- 12) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving ($t_{\rm HZ}$, $t_{\rm RPST}$), or begins driving ($t_{\rm LZ}$, $t_{\rm RPRE}$). $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 μ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) $0 \le T_{CASE} \le 85 \, ^{\circ}C$
- 15) 85 °C < $T_{CASE} \le$ 95 °C
- 16) x4 & x8 (1k page size)
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See Chapter 1.5
- 18) x16 (2k page size), not on 256 Mbit component
- 19) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies \leq 200 MHz.
- 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing $t_{\rm XARD}$ can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing $t_{\rm XARDS}$ has to be satisfied.



7.3 ODT AC Electrical Characteristics

Table 55 ODT AC Electrical Characteristics and Operating Conditions for DDR2-667

Symbol	Parameter / Condition	Values		Unit	Note	
		Min.	Max.			
t_{AOND}	ODT turn-on delay	2	2	t_{CK}		
t _{AON}	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX}$ + 0.7 ns	ns	1)	
AONPD	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns		
AOFD	ODT turn-off delay	2.5	2.5	t_{CK}		
AOF	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX}$ + 0.6 ns	ns	2)	
AOFPD	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	$2.5 t_{CK} + t_{AC.MAX} + 1 ns$	ns		
ANPD	ODT to Power Down Mode Entry Latency	3	_	t_{CK}		
t _{AXPD}	ODT Power Down Exit Latency	8	_	t_{CK}		

ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time
max is when the ODT resistance is fully on. Both are measure from t_{AOND}.

Table 56 ODT AC Electrical Characteristics and Operating Conditions for DDR2-533 and DDR2-400

Symbol	Parameter / Condition	Values		Unit	Note	
		Min.	Max.			
t_{AOND}	ODT turn-on delay	2	2	t_{CK}		
AON	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX}$ + 1 ns	ns	1)	
AONPD	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns		
AOFD	ODT turn-off delay	2.5	2.5	t_{CK}		
AOF	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	2)	
AOFPD	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	$2.5 t_{\text{CK}} + t_{\text{AC.MAX}} + 1 \text{ ns}$	ns		
ANPD	ODT to Power Down Mode Entry Latency	3	_	t_{CK}		
AXPD	ODT Power Down Exit Latency	8	_	t_{CK}		

ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time
max is when the ODT resistance is fully on. Both are measure from t_{AOND}.

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD}.

ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD}.



8 AC Timing Measurement Conditions

8.1 Reference Load for Timing Measurements

Figure 72 represents the timing reference load used in defining the relevant timing parameters of the device. It is not intended to either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their

production test conditions, generally a coaxial transmission line terminated at the tester electronics. This reference load is also used for output Slew Rate characterization. The output timing reference voltage level for single ended signals is the crosspoint with $V_{\rm TT}$. The output timing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. $\overline{\rm DQS}$) signal.




Figure 72 Reference Load for Timing Measurements

8.2 Slew Rate Measurement Conditions

8.2.1 Output Slew Rate

For DQ and single ended DQS signals output Slew Rate for falling and rising edges is measured between $V_{\rm TT}$ – 250 mV and $V_{\rm TT}$ + 250 mV.

For differential signals (DQS / \overline{DQS}) output Slew Rate is measured between DQS - \overline{DQS} = -500 mV and

 $\overline{DQS} - \overline{DQS} = +500$ mV. Output Slew Rate is defined with the reference load according to **Figure 72** and verified by design and characterization, but not subject to production test.

8.2.2 Input Slew Rate - Differential signals

Input Slew Rate for differential signals (CK / \overline{CK} , DQS / \overline{DQS} , RDQS / \overline{RDQS}) for rising edges are measured from CK - \overline{CK} = -250 mV to CK - \overline{CK} = +500 mV and

from CK – $\overline{\text{CK}}$ = +250 mV to CK – $\overline{\text{CK}}$ = -500mV for falling edges.



8.3 Input and Data Setup and Hold Time

8.3.1 Definition for Input Setup (t_{IS}) and Hold Time (t_{IH})

Address and control input setup time ($t_{\rm IS}$) is referenced from the input signal crossing at the $V_{\rm IH(ac)}$ level for a rising signal and $V_{\rm IL(ac)}$ for a falling signal applied to the device under test. Address and control input hold time

 $(t_{\rm IH})$ is referenced from the input signal crossing at the $V_{\rm IL(dc)}$ level for a rising signal and $V_{\rm IH(dc)}$ for a falling signal applied to the device under test.




Figure 73 Input Setup and Hold Time

8.3.2 Definition for Data Setup (t_{DS}) and Hold Time (t_{DH}) , differential Data Strobes

Data input setup time ($t_{\rm DS}$) with differential data strobe enabled MR[bit10]=0, is referenced from the input signal crossing at the $V_{\rm IH(ac)}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{\rm IL(ac)}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test.

 $\overline{\rm DQS}/\overline{\rm DQS}$ signals must be monotonic between $V_{\rm IL(dc).MAX}$ and $V_{\rm IH(dc).MIN}$. Data input hold time ($t_{\rm DH}$) with

differential data strobe enabled MR[bit10]=0, is referenced from the input signal crossing at the $V_{\rm IL(dc)}$ level to the differential data strobe crosspoint for a rising signal and $V_{\rm IH(dc)}$ to the differential data strobe crosspoint for a falling signal applied to the device under test.

DQS/ $\overline{\rm DQS}$ signals must be monotonic between $V_{\rm IL(dc).MAX}$ and $V_{\rm IH(dc).MIN}.$




Figure 74 Data Setup and Hold Time (Differential Data Strobes)




8.3.3 Definition Data Setup (t_{DS1}) and Hold Time (t_{DH1}), Single-Ended Data Strobes

Data input setup time ($t_{\rm DS1}$) with single-ended data strobe enabled MR[bit10]=1, is referenced from the input signal crossing at the $V_{\rm IH(ac)}$ level to the single-ended data strobe crossing $V_{\rm IH/L(dc)}$ at the start of its transition for a rising signal, and from the input signal crossing at the $V_{\rm IL(ac)}$ level to the single-ended data strobe crossing $V_{\rm IH/L(dc)}$ at the start of its transition for a falling signal applied to the device under test.

Data input hold time ($t_{\rm DH1}$) with single-ended data strobe enabled MR[bit10]=1, is referenced from the

input signal crossing at the $V_{\rm IH(dc)}$ level to the single-ended data strobe crossing $V_{\rm IH/L(ac)}$ at the end of its transition for a rising signal and from the input signal crossing at the $V_{\rm IL(dc)}$ level to the single-ended data strobe crossing $V_{\rm IH/L(ac)}$ at the end of its transition for a falling signal applied to the device under test.

The DQS signal must be monotonic between $V_{\rm IL(dc.MAX}$ and $V_{\rm IH(dc).MIN}.$



107

Figure 75 Data Setup and Hold Time (Single Ended Data Strobes)



8.3.4 Slew Rate Definition for Input and Data Setup and Hold Times

Setup ($t_{\rm IS}$ & $t_{\rm DS}$) nominal Slew Rate for a rising signal is defined as the Slew Rate between the last crossing of $V_{\rm REF(dc)}$ and the first crossing of $V_{\rm IH(ac).MIN}$. Setup ($t_{\rm IS}$ & $t_{\rm DS}$) nominal Slew Rate for a falling signal is defined as the Slew Rate between the last crossing of $V_{\rm REF(dc)}$ and the first crossing of $V_{\rm IL(ac).MAX}$. If the actual signal is always earlier than the nominal Slew Rate line between shaded ' $V_{\rm REF(dc)}$ to ac region', use nominal Slew Rate for derating value (see **Figure 76**). If the actual signal is later than the nominal Slew Rate line anywhere between shaded ' $V_{\rm REF(dc)}$ to ac region', the Slew Rate of a tangent line to the actual signal from the ac level to dc

level is used for derating value.(see **Figure 77**) Hold $(t_{\rm IH} \ \& \ t_{\rm DH})$ nominal Slew Rate for a rising signal is defined as the Slew Rate between the last crossing of $V_{\rm IL(dc).MAX}$ and the first crossing of $V_{\rm REF(dc)}$. Hold $(t_{\rm IH} \ \& \ t_{\rm DH})$ nominal Slew Rate for a falling signal is defined as the Slew Rate between the last crossing of $V_{\rm IH(dc).MIN}$ and the first crossing of $V_{\rm REF(dc)}$. If the actual signal is always later than the nominal Slew Rate line between shaded 'dc to $V_{\rm REF}$ region', use nominal Slew Rate for derating value (see **Figure 76**). If the actual signal is earlier than the actual signal from the dc level to $V_{\rm REF}$ level is used for derating value (see **Figure 77**)




Figure 76 Slew Rate Definition Nominal






Figure 77 Slew Rate Definition Tangent



8.3.5 Setup (t_{IS}) and Hold (t_{IH}) Time Derating Tables

- 1. For all input signals the total input setup time and input hold time required is calculated by adding the data sheet value to the derating value respectively. Example: $t_{\rm IS}({\rm total\ setup\ tine}) = t_{\rm IS}({\rm base}) + \Delta t_{\rm IS}$
- 2. For slow Slew Rate the total setup time might be negative (i.e. a valid input signal will not have reached $V_{\rm IH(ac)}$ / $V_{\rm IL(ac)}$ at the time of the rising clock)

a valid input signal is still required to complete the transition and reach $V_{\rm IH(ac)}$. $I_{\rm IL(ac)}$. For Slew Rates in between the values listed in the next tables, the derating values may be obtained by linear interpolation. These values are not subject to production test. They are verified only by design and characterization.

Table 57 Derating Values for Input Setup and Hold Time (DDR2-667)

Command / Address Slew Rate	CK, CK	CK, CK Differential Slew Rate										
(V/ns)	2.0 V/ns	;	1.5 V/n	s	1.0 V/n	s						
	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}						
4.0	+150	+94	+180	+124	+210	+154	ps	1)2)				
3.5	+143	+89	+173	+119	+203	+149	ps	1)				
3.0	+133	+83	+163	+113	+193	+143	ps	1)				
2.5	+120	+75	+150	+105	+180	+135	ps	1)				
2.0	+100	+45	+130	+75	+160	+105	ps	1)				
1.5	+67	+21	+97	+51	+127	+81	ps	1)				
1.0	0	0	+30	+30	+60	+60	ps	1)				
0.9	- 5	-14	+25	+16	+55	+46	ps	1)				
0.8	-13	-31	+17	-1	+47	+29	ps	1)				
0.7	-22	-54	+8	-24	+38	+6	ps	1)				
0.6	-34	-83	-4	-53	+26	-23	ps	1)				
0.5	-60	-125	-30	-95	0	-65	ps	1)				
0.4	-100	-188	-70	-158	-40	-128	ps	1)				
0.3	-168	-292	-138	-262	-108	-232	ps	1)				
0.25	-200	-375	-170	-345	-140	-315	ps	1)				
0.2	-325	-500	-295	-470	-265	-440	ps	1)				
0.15	- 517	-708	-487	-678	-457	-648	ps	1)				
0.1	-1000	-1125	-970	-1095	-940	-1065	ps	1)				

¹⁾ For all input signals $t_{\rm IS}({\rm total}) = t_{\rm IS}({\rm base}) + \Delta t_{\rm IS}$ and $t_{\rm IH}({\rm total}) = t_{\rm IH}({\rm base}) + \Delta t_{\rm IH}$

²⁾ For slow slewrate the total setup time might be negative (i.e. valid input signal will not have reached V_{IH(ac)} / V_{IL(ac)} at the time of the rising clock) a valid signal is still required to complete the transistion and reach V_{IH(ac)} / V_{IL(ac)}. For slew rates in between the values listed in the next tables, the derating values may be obtained by linear interpolation. These values are not subject to production test. They are verified only by design and characterisation.



Table 58 Derating Values for Input Setup and Hold Time (DDR2-400 & DDR2-533)

Command / Address Slew Rate	CK, CK	Differentia	al Slew R	ate			Unit	Note
(V/ns)	2.0 V/ns	i	1.5 V/ns	;	1.0 V/ns	\$		
	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
4.0	+187	+94	+217	+124	+247	+154	ps	1)2)
3.5	+179	+89	+209	+119	+239	+149	ps	1)
3.0	+167	+83	+197	+113	+227	+143	ps	1)
2.5	+150	+75	+180	+105	+210	+135	ps	1)
2.0	+125	+45	+155	+75	+185	+105	ps	1)
1.5	+83	+21	+113	+51	+143	+81	ps	1)
1.0	0	0	+30	+30	+60	+60	ps	1)
0.9	-11	-14	+19	+16	+49	+46	ps	1)
0.8	-25	-31	+5	-1	+35	+29	ps	1)
0.7	-43	-54	-13	-24	+17	+6	ps	1)
0.6	-67	-83	-37	-53	-7	-23	ps	1)
0.5	-110	-125	-80	-95	-50	-65	ps	1)
0.4	-175	-188	-145	-158	-115	-128	ps	1)
0.3	-285	-292	-255	-262	-225	-232	ps	1)
0.25	-350	-375	-320	-345	-290	-315	ps	1)
0.2	-525	-500	-495	-470	-465	-440	ps	1)
0.15	-800	-708	-770	-678	-740	-648	ps	1)
0.1	-1450	-1125	-1420	-1095	-1390	-1065	ps	1)

¹⁾ For all input signals $t_{\rm IS}({\rm total}) = t_{\rm IS}({\rm base}) + \Delta t_{\rm IS}$ and $t_{\rm IH}({\rm total}) = t_{\rm IH}({\rm base}) + \Delta t_{\rm IH}$

²⁾ For slow slewrate the total setup time might be negative (i.e. valid input signal will not have reached V_{IH(ac)} / V_{IL(ac)} at the time of the rising clock) a valid signal is still required to complete the transistion and reach V_{IH(ac)} / V_{IL(ac)}. For slew rates in between the values listed in the next tables, the derating values may be obtained by linear interpolation. These values are not subject to production test. They are verified only by design and characterisation.



Table 59 Derating Values for Data Setup and Hold Time of Differential DQS (DDR2-667)

(S	DQS,	DQS	Differ	entia	I Slew	Rate	1)2)											
(V/ns)	4.0 V	/ns	3.0 V	ns	2.0 V/	ns	1.8 \	//ns	1.6 \	//ns	1.4 \	//ns	1.2 V	/ns	1.0 V	/ns	0.8 V	ns
ıte (Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
Slew Rate	t _{DS}	t _{DH}	$t_{ extsf{DS}}$	<i>t</i> _{DH}														
g 2.0	+100	+45	+100	+45	+100	+45	_	_		_	_			_	_	_	_	
.5	+67	+21	+67	+21	+67	+21	+97	+33	—	—	—	—	—	_	—	_	—	—
1.0	0	0	0	0	0	0	+12	+12	+24	+24	_	_	_	_	_	_	_	—
0.9	_	—	-5	-14	- 5	-14	+7	-2	+19	+10	+31	+22	_	_	_	_	_	_
8.0	_	_	_	_	-13	-31	-1	-19	+11	-7	+23	+5	+35	+17	_	_	_	—
).7	_	_	_	—	_	_	-10	-42	+2	-30	+14	-18	+26	-6	+38	+6	_	—
0.6	_	_	_	—	_	—	—	—	-10	-59	+2	-47	+14	-35	+26	-23	+538	-11
).5	_	_	_	_	_	_	_	_	_	_	-24	-89	-12	-77	0	-65	+12	-53
).4	_	_	_	_	_	_	_	_	_	_	_	_	-52	-140	-20	-28	-28	-11

¹⁾ All units in ps.

Table 60 Derating Values for Data Setup and Hold Time of Differential DQS (DDR2-400 & -533)

(SI	DQS,	DQS	Differ	entia	l Slew	Rate	1)2)											
(V/ns)	4.0 V/	ns	3.0 V/	ns	2.0 V/	ns	1.8 \	//ns	1.6 \	//ns	1.4 \	//ns	1.2 V/	ns	1.0 V	ns	0.8 V	ns
ŧ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
Slew Rate	$t_{ extsf{DS}}$	t_{DH}	t_{DS}	t_{DH}	$t_{ extsf{DS}}$	t_{DH}	t_{DS}	t_{DH}	t_{DS}	t_{DH}	t_{DS}	t_{DH}	$t_{ extsf{DS}}$	t_{DH}	t_{DS}	t_{DH}	t_{DS}	t_{DH}
<u>e</u>																		
S C																		
DO																		
2.0	+125	+45	+125	+45	+125	+45	—	—	—	—	—	—	—	—	—	—	—	—
1.5	+83	+21	+83	+21	+83	+21	+95	+33	—	_	_	—	_	_	_	_	_	_
1.0	0	0	0	0	0	0	+12	+12	+24	+24	_	_	_	_	_	_	_	_
0.9	_	_	-11	-14	-11	-14	+1	-2	+13	+10	+25	+22	_	_	_	_	_	_
8.0	_	_	_	_	-25	-31	-13	-19	-1	- 7	+11	+5	+23	+17	_	_	_	_
0.7	_	_	_	_	_	_	-31	-42	-19	-30	-7	-18	+5	-6	+17	+6	_	_
0.6	_	_	_	_	_	_	_	_	-43	-59	-31	-4 7	-19	-35	- 7	-23	+5	-11
0.5	_	_	_	_	_	_	_	_	_	_	-74	-89	-62	–77	-50	-65	-38	-53
0.4	_	_	_	_	_	_	—	—	—	_	_	_	-127	-140	-115	-128	-103	-116

¹⁾ All units in ps.

²⁾ For all input signals $t_{\rm DS}({\rm total})$ = $t_{\rm DS}({\rm base})$ + $\Delta t_{\rm DS}$ and $t_{\rm DH}({\rm total})$ = $t_{\rm DH}({\rm base})$ + $\Delta t_{\rm DH}$

²⁾ For all input signals $t_{DS}(\text{total}) = t_{DS}(\text{base}) + \Delta t_{DS}$ and $t_{DH}(\text{total}) = t_{DH}(\text{base}) + \Delta t_{DH}$



Table 61 Derating Values for Data Setup and Hold Time of Single-ended DQS (DDR2-400 & -533)

(S	DQS,	DQS, DQS Single-ended Slew Rate ¹⁾²⁾																
(V/ns)	2.0 V/	ns	1.5 V/	ns	1.0 V/	ns	0.9 \	//ns	0.8 \	//ns	0.7 V	/ns	0.6 V	/ns	0.5 V	/ns	0.4 V	/ns
Rate	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ
8	t_{DS1}	$t_{\rm DH1}$	$t_{\rm DS1}$	t_{DH1}	$t_{ m DS1}$	t_{DH1}	$t_{\rm DS1}$	t_{DH1}	t_{DS1}	t_{DH1}	t_{DS1}	$t_{\rm DH1}$	$t_{\rm DS1}$	$t_{\rm DH1}$	$t_{\rm DS1}$	$t_{\rm DH1}$	$t_{ m DS1}$	t_{DH1}
Slew																		
g	400	400	40-	4.40	40=													
2.0	+188	+188	+167	+146	+125	+63	_	_	_	_	—	_	_	_	_	_	_	_
1.5	+146	+167	+125	+125	+83	+42	+81	+43	_	—	_	—	_	_	—	—	_	_
1.0	+63	+125	+42	+83	0	0	-2	+1	-7	-13	_	—	_	_	_	—	_	_
0.9	_	_	+31	+69	-11	-14	-13	-13	-18	-27	-29	-45	_	_	_	_	_	_
8.0	_	_	_	_	-25	-31	-27	-30	-32	-44	-43	-62	-60	-86	_	_	_	_
0.7	_	_	_	_	_	_	-45	-53	-50	-67	-61	-85	-78	-109	-108	-152	_	_
0.6	_	_	_	_	_	_	_	_	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246
0.5	_	_	_	_	_	_	—	—	_	—	-128	-156	-145	-180	-175	-223	-226	-288
0.4	_	_	_	_	_	_	_	_	_	_	_	_	-210	-243	-240	-286	-291	-351

¹⁾ All units in ps.

²⁾ For all input signals $t_{\rm DS1}({\rm total})$ = $t_{\rm DS1}({\rm base})$ + $\Delta t_{\rm DS1}$ and $t_{\rm DH1}({\rm total})$ = $t_{\rm DH1}({\rm base})$ + $\Delta t_{\rm DH1}$



Package Dimensions

9 Package Dimensions




Figure 78 Package Pinout PG-TFBGA-60 (top view)



Package Dimensions




Figure 79 Package Pinout PG-TFBGA-84 (top view)



Product Namenclature

10 Product Namenclature

Table 62 Nomenclature Fields and Examples

Example for	Field N	umber									
	1	2	3	4	5	6	7	8	9	10	11
DDR2 DRAM	HYB	18	Т	512	16		0	Α	С	-3.7	

Table 63 DDR2 Memory Components

Field	Description	Values	Coding
1	INFINEON Component Prefix	HYB	Constant
2	Interface Voltage [V]	18	SSTL1.8
3	DRAM Technology	Т	DDR2
4	Component Density [Mbit]	256	256 M
		512	512 M
		1G	1 Gb
5+6	Number of I/Os	40	×4
		80	×8
		160	×16
7	Product Variations	09	look up table
8	Die Revision	A	First
		В	Second
9	Package, Lead-Free Status	С	FBGA, lead-containing
		F	FBGA, lead-free
10	Speed Grade	-3	DDR2-667C 4-4-4
		-3S	DDR2-667D 5-5-5
		-3.7	DDR2-533C 4-4-4
		- 5	DDR2-400B 3-3-3
11	N/A for Components		

