

# 4 Mbit (512Kb x8) OTP EPROM


- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- PIN COMPATIBLE with the 4 Mbit, SINGLE VOLTAGE FLASH MEMORY
- ACCESS TIME: 70ns
- LOW POWER CONSUMPTION:
  - Active Current 30mA at 5MHz
  - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIMES
  - Typical 48sec. (PRESTO II Algorithm)
  - Typical 27sec. (On-Board Programming)
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: B4h


# DESCRIPTION


The M27C405 is a 4 Mbit EPROM offered in the OTP (one time programmable) range. It is ideally suited for microprocessor systems requiring large programs, in the application where the contents is stable and needs to be programmed only one time and is organised as 524,288 by 8 bits

The M27C405 is pin compatitle with the industry standard 4 Mbit, single voltage Flash memory. It can be considered as a Flash Low Cost solution for production quantities.


The M27C405 is offered in PDIP32, PLCC32 and TSOP32 (8 × 26 mm) packages.









September 2000





# Figure 2C. TSOP Connections



# Table 1. Signal Names

A0-A18	Address Inputs
Q0-Q7	Data Outputs
Ē	Chip Enable
IJ	Output Enable
VPP	Program Supply
Vcc	Supply Voltage
V <sub>SS</sub>	Ground

57

# 2/14

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature <sup>(3)</sup>	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltage (except A9)	-2 to 7	V
V <sub>CC</sub>	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	-2 to 14	V

# Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

3. Depends on range.

#### **Table 3. Operating Modes**

Mode	Ē	G	A9	V <sub>PP</sub>	Q7-Q0
Read	VIL	VIL	Х	$V_{CC}$ or $V_{SS}$	Data Out
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	х	$V_{CC}$ or $V_{SS}$	Hi-Z
Program	V <sub>IL</sub> Pulse	V <sub>IH</sub>	X	V <sub>PP</sub>	Data In
Verify	VIH	VIL	S x	V <sub>PP</sub>	Data Out
Program Inhibit	VIH	VIH	Х	V <sub>PP</sub>	Hi-Z
Standby	VIH	×	Х	$V_{CC} \text{ or } V_{SS}$	Hi-Z
Electronic Signature	VIL	VIL	V <sub>ID</sub>	Vcc	Codes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ .

# Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	1	0	1	1	0	1	0	0	B4h
10501	<u>.</u>									




Table 5. AC Measurement Conditions	6	
	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

# High Speed 3V 1.5V 0V 1.5V Standard 2.4V 2.0V 0.4V 0.8V A101822

Management Constitutions

Figure 3. AC Testing Input Output Waveform

# Figure 4. AC Testing Load Circuit



# **Table 6. Capacitance** <sup>(1)</sup> ( $T_A = 25 \text{ °C}, f = 1 \text{ MHz}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

# DEVICE OPERATION

The modes of operations of the M27C405 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and 12V on A9 for Electronic Signature.

# Read Mode

The M27C405 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable  $(\overline{E})$  is the power control and should be used for device selection. Output Enable  $(\overline{G})$  is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the ad-

dresses are stable, the address access time  $(t_{AVQV})$  is equal to the delay from  $\overline{E}$  to output  $(t_{ELQV})$ . Data is available at the output after a delay of  $t_{GLQV}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

# Standby Mode

The M27C405 has a standby mode which reduces the active current from 30mA to  $100\mu$ A. The M27C405 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μA
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		30	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	μA
IPP	Program Current	$V_{PP} = V_{CC}$		10	μA
VIL	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>ОН</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4	×	БV
VОН	Output High Voltage CMOS	I <sub>OH</sub> = −100μA	V <sub>CC</sub> – 0.7V	1 CL	V

 Table 7. Read Mode DC Characteristics <sup>(1)</sup>

 $(T_A = 0 \text{ to } 70^\circ \text{C or} -40 \text{ to } 85^\circ \text{C}; V_{CC} = 5\text{V} \pm 10\%; V_{PP} = V_{CC})$ 

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

# Table 8A. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%; V_{PP} = V_{CC})$ 

				5		M27	C405			
Symbol	Alt	Parameter	Test Condition	-70	(3)	-8	30	-9	<del>)</del> 0	Unit
			005	Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		70		80		90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		80		90	ns
t <sub>GLQV</sub>	tOE	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		40		40	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

3. Speed obtained with High Speed AC Measurement conditions.

# **Two Line Output Control**

Because OTP EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

a. the lowest possible memory power dissipation,

b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.




						M27	C405			
Symbol	Alt	Parameter	Test Condition	-100		-120		-150		Unit
				Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		100		120		150	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120		150	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		60		60	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	40	0	50	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	40	0	50	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns


Table 8B. Read Mode AC Characteristics <sup>(1)</sup>	
---	--

 $(T_A = 0 \text{ to } 70^\circ \text{C or } -40 \text{ to } 85^\circ \text{C}; V_{CC} = 5\text{V} \pm 10\%; V_{PP} = V_{CC})$ 

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested







# System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of  $\overline{E}$ . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line

6/14

output control and by properly selected decoupling capacitors. It is recommended that a  $0.1\mu$ F ceramic capacitor be used on every device between V<sub>CC</sub> and V<sub>SS</sub>. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 $\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

# Table 9. Programming Mode DC Characteristics <sup>(1)</sup>

(T <sub>A</sub> = 25 °C; V <sub>CC</sub> =		

Symbol	Parameter	Test Condition	Min	Мах	Unit
ΙLI	Input Leakage Current	$0 \leq V_{IN} \leq V_{CC}$		±10	μA
Icc	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.


Symbol	Alt	Parameter	Test Condition	Min	Max	Unit	
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low		2	30	μs	
t <sub>QVEL</sub>	t <sub>DS</sub>	Input Valid to Chip Enable Low	Ç	2		μs	
tVPHEL	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable Low		2		μs	
t <sub>VCHEL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low	1010	2		μs	
t <sub>ELEH</sub>	t <sub>PW</sub>	Chip Enable Program Pulse Width	<u> </u>	95	105	μs	
t <sub>EHQX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	2	2		μs	
t <sub>QXGL</sub>	tOES	Input Transition to Output Enable Low		2		μs	
tGLQV	toE	Output Enable Low to Output Valid			100	ns	
tGHQZ	tDFP	Output Enable High to Output Hi-Z		0	130	ns	
tGHAX	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns	

# Table 10. Programming Mode AC Characteristics <sup>(1)</sup> ( $T_A = 25 \text{ °C}$ : $V_{CC} = 6.25V + 0.25V$ : $V_{DD} = 12.75V + 0.25V$ )

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.

# Programming

When delivered, all bits of the M27C405 are in the '1' state.Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The M27C405 is in the programming mode when VPP input is at 12.75V,  $\overline{G}$  is at V<sub>IH</sub> and  $\overline{E}$  is pulsed to V<sub>IL</sub>. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V<sub>CC</sub> is specified to be 6.25V ±0.25V.



#### Figure 6. Programming and Verify Modes AC Waveforms

#### **PRESTO II Programming Algorithm**

PRESTO II Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 52.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

# **Program Inhibit**

Programming of multiple M27C405s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C405 may be common. A TTL low level pulse applied to a M27C405's  $\overline{E}$  input, with V<sub>PP</sub> at 12.75V, will program that M27C405. A high level  $\overline{E}$  input inhibits the other M27C405s from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{G}$ at V<sub>IL</sub>,  $\overline{E}$  at V<sub>IH</sub>, V<sub>PP</sub> at 12.75V and V<sub>CC</sub> at 6.25V.

#### **On-Board Programming**


Programming the M27C405 may be performed directly in the application circuit, however this requires modification to the PRESTO II Algorithm (see Figure 8). For in-circuit programming  $V_{CC}$  is determined by the user and normally is compatible with other components using the same supply voltage. It is recommended that the maximum value of  $V_{CC}$  which remains compatible with the circuit is used.

Typically V<sub>CC</sub> = 5.5V for programming systems using V<sub>CC</sub> = 5V is recommended. The value of V<sub>CC</sub> does not affect the programming, it gives a higher test capability in VERIFY mode.

V<sub>PP</sub> must be kept at 12.75 volts to maintain and enable the programming.

8/14

**\_\_\_** 



#### Figure 7. Programming Flowchart

#### Warning: compatibility with FLASH Memory


Compatibility issues may arise when replacing the compatible Single Supply 4 Megabit FLASH Memory (the M29F040) by the M27C405.

The V<sub>PP</sub> pin of the M27C405 corresponds to the "W" pin of the M29F040. The M27C405 VPP pin can withstand voltages up to 12.75V, while the "W" pin of the M29F040 is a normal control signal input and may be damaged if a high voltage is applied; special precautions must be taken when programming in-circuit.

However if an already programmed M27C405 is used, this can be directly put in place of the FLASH Memory as the VPP input, when not in programming mode, is set to V<sub>CC</sub> or V<sub>SS</sub>.

Changes to PRESTO II. The duration of the programming pulse is reduced to 20µs, making the programming time of the M27C405 comparable with the counterpart FLASH Memory.

#### Figure 8. On-Board Programming Flowchart




# **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$  ambient temperature range that is required when programming the M27C405. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C405 with  $V_{PP} = V_{CC} = 5V$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $V_{IL}$  to  $V_{IH}$ . All other address lines must be held at  $V_{IL}$  during Electronic Signature mode. Byte 0 (A0 = V<sub>IL</sub>) represents the manufacturer code and byte 1 ( $AO = V_{IH}$ ) the device identifier code. For the STMicroelectronics M27C405, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

Á7/

#### **Table 11. Ordering Information Scheme**



For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

#### Table 12. Revision History


Date	Revision Details
March 1998	First Issue
09/25/00	AN620 Reference removed

**A7** 

10/14

Symbol		millimeters		inches			
	Тур	Min	Max	Тур	Min	Max	
А		-	5.08		-	0.200	
A1		0.38	-		0.015	-	
A2		3.56	4.06		0.140	0.160	
В		0.38	0.51		0.015	0.020	
B1	1.52	-	-	0.060	-	-	
С		0.20	0.30		0.008	0.012	
D		41.78	42.04		1.645	1.655	
D2	38.10	-	-	1.500	-	-	
E	15.24	-	-	0.600	-	-	
E1		13.59	13.84		0.535	0.545	
e1	2.54	-	-	0.100	-	*(5)	
eA	15.24	-	-	0.600			
eB		15.24	17.78		0.600	0.700	
L		3.18	3.43		0.125	0.135	
S		1.78	2.03	. 0.	0.070	0.080	
α		0°	10°	10to	0°	10°	
Ν		32			32		

Figure 9. PDIP32 - 32 pin lead Plastic DIP, 600 mils width, Package Outline




11/14

Cumbal		millimeters		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
A2		0.38			0.015		
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
е	1.27			0.050			
E		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
F		0.00	0.25		0.000	0.010	
R	0.89			0.035			
Ν	32			32			
Nd	7			7			
Ne		9		×0	9		
CP			0.10	16,		0.004	

Table 14. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Figure 10. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline






Cumb al		millimeters		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.007
A2		0.95	1.05		0.037	0.041
В		0.15	0.27		0.006	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
E		7.90	8.10		0.311	0.319
е	0.50	-	_	0.020	_	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
Ν	32			32		
СР			0.10			0.004
				olete	<i>S</i> <sup>1</sup> 0	

Table 15. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data

Figure 11. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to denage without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

14/14