

# 1 Mb (64K x 16) Static RAM

### **Features**

· Very high speed: 45 ns

Wide voltage range: 2.2V to 3.6V
Pin compatible with CY62127BV

· Ultra-low active power

Typical active current: 0.85 mA @ f = 1 MHz
 Typical active current: 5 mA @ f = f<sub>MAX</sub>

· Ultra-low standby power

• Easy memory expansion with CE and OE features

· Automatic power-down when deselected

 Packages offered in a 48-ball FBGA and a 44-lead TSOP Type II

 Also available in Lead-Free 48-ball FBGA, and 44-lead TSOP Type II packages


# Functional Description<sup>[1]</sup>

The CY62127DV30 is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BHE and BLE are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).

<u>Writing</u> to the device is <u>acc</u>omplished by taking Chip Enable (<u>CE</u>) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified <u>on the</u> address pins (A $_0$  through A $_{15}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{15}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.


Cypress Semiconductor Corporation Document #: 38-05229 Rev. \*D


3901 North First Street

San Jose, CA 95134 • 408-943-2600 Revised February 2, 2005



# Pin Configuration<sup>[2, 3]</sup>





# **Product Portfolio**

					Power Dissipation						
						Operating	j, I <sub>CC</sub> (mA)				
	V <sub>CC</sub> Range (V)			Speed	f = 1	f = 1 MHz		f = f <sub>MAX</sub>		Standby, I <sub>SB2</sub> (μA)	
Product	Min.	Тур.	Max.	(ns)	Typ <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.	
CY62127DV30L	2.2	3.0	3.6	45	0.85	1.5	6.5	13	1.5	5	
CY62127DV30LL				45	0.85	1.5	6.5	13	1.5	4	
CY62127DV30L	2.2	3.0	3.6	55	0.85	1.5	5	10	1.5	5	
CY62127DV30LL				55	0.85	1.5	5	10	1.5	4	
CY62127DV30L	2.2	3.0	3.6	70	0.85	1.5	5	10	1.5	5	
CY62127DV30LL				70	0.85	1.5	5	10	1.5	4	

#### Notes:

- 2. NC pins are not connected to the die.
- 3. E3 (DNU) can be left as NC or Vss to ensure proper operation. (Expansion Pins on FBGA Package: E4 2M, D3 4M, H1 8M, G2 16M, H6 32M).
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25C$ .



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage to Ground Potential DC Voltage Applied to Outputs in High-Z State  $^{[5]}$  ......-0.3V to  $\rm V_{CC}$  + 0.3V

DC Input Voltage <sup>[5]</sup>	0.3V to $V_{CC} + 0.3V$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> cc <sup>[6]</sup>
Industrial	–40°C to +85°C	2.2V to 3.6V

# **DC Electrical Characteristics** (Over the Operating Range)

					CY62127DV30-		30-45	CY62	2127DV	30-55	CY62127DV30-70			
Parameter	Description	Test Cor	ditions		Min.	Typ. <sup>[4]</sup>	Max.	Min.	Typ. <sup>[4]</sup>	Max.	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH	2.2 ≤ V <sub>CC</sub> ≤ 2.7	I <sub>OH</sub> = -0.1	mA	2.0			2.0			2.0			V
	Voltage	$2.7 \le V_{CC} \le 3.6$	I <sub>OH</sub> = -1.0 i	mA	2.4			2.4			2.4			
V <sub>OL</sub>	Output LOW	$2.2 \le V_{CC} \le 2.7$	I <sub>OL</sub> = 0.1 m	Α			0.4			0.4			0.4	V
	Voltage	$2.7 \le V_{CC} \le 3.6$ $I_{OL} = 2.1 \text{ mA}$		Α			0.4			0.4			0.4	
V <sub>IH</sub>	Input HIGH Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7			1.8		V <sub>CC</sub> + 0.3	1.8		V <sub>CC</sub> + 0.3	1.8		V <sub>CC</sub> + 0.3	V
		$2.7 \le V_{CC} \le 3.6$			2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	
$V_{IL}$	Input LOW	2.2 ≤ V <sub>CC</sub> ≤ 2.7			-0.3		0.6	-0.3		0.6	-0.3		0.6	V
	Voltage	$2.7 \le V_{CC} \le 3.6$			-0.3		0.8	-0.3		0.8	-0.3		0.8	
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$			-1		+1	-1		+1	-1		+1	μА
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CO</sub> Output Disabled	<b>;</b> ,		-1		+1	-1		+1	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub>	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.6V$	,		6.5	13		5	10		5	10	mA
	Operating Supply Current	f = 1 MHz	I <sub>OUT</sub> = 0 m/ CMOS leve	A, el		0.85	1.5		0.85	1.5		0.85	1.5	
I <sub>SB1</sub>	Automatic CE		,	L		1.5	5		1.5	5		1.5	5	μΑ
	Power-down Current— CMOS Inputs	$V_{IN} = V_{CC} = 0.2V$ , $f = f_{MAX}$ (Address Data Only), $f = 0$ (OE, WE, BBLE)		LL		1.5	4		1.5	4		1.5	4	
I <sub>SB2</sub>		$\overline{CE} \ge V_{CC} - 0.2V$	,	L		1.5	5		1.5	5		1.5	5	μΑ
	Power-down Current— CMOS Inputs	$V_{IN} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V$ , $f = 0, V_{CC} = 3.6V$		LL		1.5	4		1.5	4		1.5	4	

 <sup>5.</sup> V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns., V<sub>IH(max.)</sub> = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
 6. Full device Operation Requires linear Ramp of V<sub>CC</sub> from 0V to V<sub>CC</sub>(min) & V<sub>CC</sub> must be stable at V<sub>CC</sub>(min) for 500 μs.




# Capacitance<sup>[7]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	FBGA	TSOP II	Unit
$\theta_{\sf JA}$	Thermal Resistance (Junction to Ambient) <sup>[7]</sup>		55	76	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction to Case)[7]	two-layer printed circuit board	12	11	°C/W

# AC Test Loads and Waveforms<sup>[8]</sup>




Parameters	2.5V (2.2–2.7V)	3.0V (2.7-3.6V)	Unit
RI	16600	1103	Ω
R2	15400	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.2	1.75	V

# **Data Retention Characteristics**

Parameter	Description	Conditions	Min.	Typ <sup>.[4]</sup>	Max.	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ =1.5V, $\overline{CE} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	L			4	μΑ
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	LL			3	
t <sub>CDR</sub> <sup>[7]</sup> Chip Deselect to Data Retention Time				0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time			200			μS

# **Data Retention Waveform**[10]



- 7. Tested initially and after any design or proces changes that may affect these parameters.
- 8. Test condition for the 45-ns part is a load capacitance of 30 pF.
- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 200 μs.
   BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the Chip Enable signals or by disabling both.



# Switching Characteristics (Over the Operating Range)[11]

		CY62127DV30-45 <sup>[8]</sup>		CY62127	7DV30-55	CY62127DV30-70		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle						1	•	
t <sub>RC</sub>	Read Cycle Time	45		55		70		ns
t <sub>AA</sub>	Address to Data Valid		45		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		45		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[12]</sup>	5		5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12,14]</sup>		15		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[12]</sup>	10		10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[12,14]</sup>		20		20		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-down		45		55		70	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		45		55		70	ns
t <sub>LZBE</sub> <sup>[13]</sup>	BLE/BHE LOW to Low Z <sup>[12]</sup>	5		5		5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z <sup>[12,14]</sup>		15		20		25	ns
Write Cycle <sup>[15]</sup>						1	•	
t <sub>WC</sub>	Write Cycle Time	45		55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	40		40		60		ns
t <sub>AW</sub>	Address Set-up to Write End	40		40		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	35		40		50		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	40		40		60		ns
t <sub>SD</sub>	Data Set-up to Write End	25		25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[12,14]</sup>		15		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[12]</sup>	10		10		5		ns

#### Notes:


<sup>11.</sup> Test conditions assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the

 <sup>11.</sup> Iest conditions assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>.
 12. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 13. If both byte enables are toggled together, this value is 10 ns.
 14. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
 15. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




# **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[16,17]</sup>



Read Cycle No. 2 (OE Controlled)[16,17, 18]




- 16. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>, <u>BHE</u>, <u>BLE</u> = V<sub>IL</sub>.

  17. <u>WE</u> is HIGH for Read cycle.
- 18. Address valid prior to or coincident with  $\overline{CE}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.




# Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)<sup>[14, 15, 19, 20, 21]</sup>



# Write Cycle No. 2 ( $\overline{\text{CE}}$ Controlled)[14, 15, 19, 20, 21]




### Notes:

19. Data I/O is high-impedance if  $\overline{OE}$  = V<sub>IH</sub>.
20. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
21. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[20, 21]



Write Cycle No. 4 ( $\overline{BHE}$ -/ $\overline{BLE}$ -controlled,  $\overline{OE}$  LOW) $^{[20,\ 21]}$ 





# **Truth Table**

CE	WE	OE	BHE	BLE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	Х	Х	Н	Н	High Z	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out	Data Out	Read All bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out	High Z	Read Lower Byte Only	Active (I <sub>CC</sub> )
L	Н	L	L	Н	High Z	Data Out	Read Upper Byte Only	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In	Data In	Write	Active (I <sub>CC</sub> )
L	L	Х	Η	L	Data In	High Z	Write Lower Byte Only	Active (I <sub>CC</sub> )
L	L	Χ	L	Н	High Z	Data In	Write Upper Byte Only	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
45	CY62127DV30LL-45BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	Industrial
	CY62127DV30LL-45BVXI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) (Pb-Free)	
	CY62127DV30LL-45ZSI	ZS44	44-lead TSOP Type II	
	CY62127DV30LL-45ZSXI	ZS44	44-lead TSOP Type II (Pb-Free)	
55	CY62127DV30L-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	Industrial
	CY62127DV30LL-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62127DV30LL-55BVXI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) (Pb-Free)	
	CY62127DV30L-55ZSI	ZS44	44-lead TSOP Type II	
	CY62127DV30L-55ZSXI	ZS44	44-lead TSOP Type II (Pb-Free)	
	CY62127DV30LL-55ZSI	ZS44	44-lead TSOP Type II	
70	CY62127DV30L-70BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	Industrial
	CY62127DV30LL-70BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62127DV30LL-70BVXI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) (Pb-Free)	
	CY62127DV30L-70ZSI	ZS44	44-lead TSOP Type II	
	CY62127DV30LL-70ZSI	ZS44	44-lead TSOP Type II	


Document #: 38-05229 Rev. \*D Page 9 of 12





# **Package Diagrams**

# 48-Lead VFBGA (6 x 8 x 1 mm) BV48A

TOP VIEW








51-85150-\*B





# **Package Diagrams**


### 44-pin TSOP II ZS44

DIMENSION IN MM (INCH) MAX









MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

	Document Title: CY62127DV30 MoBL <sup>®</sup> 1 Mb (64K x 16) Static RAM Document Number: 38-05229								
REV.	C. ECN NO. Issue Date Orig. of Change			Description of Change					
**	117690	08/27/02	JUI	New Data Sheet					
*A	127311	06/13/03	MPR	Changed From Advanced Status to Preliminary Changed Isb2 to 5 $\mu$ A (L), 4 $\mu$ A (LL) Changed Iccdr to 4 $\mu$ A (L), 3 $\mu$ A (LL) Changed Cin from 6 pF to 8 pF					
*B	128341	07/22/03	JUI	Changed from Preliminary to Final Add 70-ns speed, updated ordering information					
*C	129000	08/29/03	CDY	Changed Icc 1 MHz typ from 0.5 mA to 0.85 mA					
*D	316039	See ECN	PCI	Added 45-ns Speed Bin in AC, DC and Ordering Information tables Added Footnote # 8 on page #4 Added Lead-Free Package ordering information on page# 9 Changed 44-lead TSOP-II package name from Z44 to ZS44					