

M34D64-W

SO8 (MN)

150 mil width

64 Kbit serial I²C bus EEPROM with hardware write control on top quarter of memory

Features

- Two-wire I²C serial interface supports 400 kHz protocol
- Single supply voltage:
 - 2.5 to 5.5 V for M34D64-W
- Hardware write control of the top quarter of memory
- byte and page write (up to 32 bytes)
- obsolete Product(s)-Obsolete Product

Contents

1	Desc	ription		6
2	Signa	al desci	iption	8
		2.0.1	Serial Clock (SCL)	8
		2.0.2	Serial Data (SDA)	8
	2.1	Chip E	nable (E0, E1, E2)	8
	2.2	Write C	Control (WC)	8
	2.3	V _{SS} gro	ound	8
	2.4	Supply	voltage (V _{CC})	9
		2.4.1	Operating supply voltage V _{CC}	9
		2.4.2	Power-up conditions	
		2.4.3	Device reset	9
		2.4.4	Power-down conditions	
3	Devid	ce opera	ation	J
	3.1	Start c		12
	3.2	Stop C	DNAITION	IZ
	3.3	Acknow	vledge bit (ACK)	
	3.4	Data in	put	12
	3.5	Memor	y addressing	13
	3.6	Write c	perations	
	3.7	Byte W	/rite	
	3.8	Page V	Vrite	
	3.9	Minimi	zing system delays by polling on ACK	
	3.10	Read c	perations	
<u>c</u> 0	3.11	Rando	m Address Read	
103	3.12	Curren	t Address Read	
)	3.13	Seque	ntial Read	18
	3.14	Acknow	vledge in Read mode	
4	Initia	l delive	ry state	
5	Maxi	mum ra	ting	
2/27				57

6	DC and AC parameters	20
7	Package mechanical	24
8	Part numbering	25
9	Revision history	26

Obsolete Product(s) - Obsolete Product(s)



List of tables

Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8.	Signal names6Device select code11Most significant byte11Least significant byte11Operating modes13Absolute maximum ratings19Operating conditions20AC measurement conditions20
Table 9. Table 10.	DC characteristics
Table 11. Table 12.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package
Table 13.	Ordering information scheme
00501	Signal names

List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6.	Logic diagram SO connections SO connections Device select code Memory map showing write control area Maximum R_L value versus bus capacitance (C_{BUS}) for an I^2C bus I ² C bus protocol Image: Control area	7 8 10 10 11
Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12.	Write mode sequences with $\overline{WC} = 0$ (data write enabled)Write cycle polling flowchart using ACKRead mode sequencesAC measurement I/O waveformAC waveformsSO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline	16 17 20 23
	ductle)
	-bsolete Pro	
	JUCT(S) OU	
00501	ete Product(s) - Obsolete Product(s)	



1 Description

The M34D64-W are I^2C -compatible electrically erasable programmable memory (EEPROM) devices organized as 8192 x 8 bits.

These devices are compatible with the I^2C memory protocol. This is a two-wire serial interface that uses a bi-directional data bus and serial clock. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I^2C bus definition.

The device behaves as a slave in the I²C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a Device Select Code and Read/Write bit (RW) (as described in *Table 2.: Device select code*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages.

ECOPACK® packages are Lead-free and RoHS compliant. ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com*.




Figure 1. Logic diagram

Table 1. Signal names

Signal name	Function	Direction
E0, E1, E2	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V _{CC}	Supply voltage	
V _{SS}	Ground	

5

M34D	064-W		
E0 [1 E1 [2 E2 [3 VSS [4	8] V _{CC} 7] WC 6] SCL 5] SDA	Al02851d	

Figure 2.	SO connections
i igui e z.	

1. See Package mechanical section for package dimensions, and how to identify pin-1.

Obsolete Product(s). Obsolete Product(s)



2 Signal description

2.0.1 Serial Clock (SCL)


This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . (*Figure 5* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

2.0.2 Serial Data (SDA)

This bi-directional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V_{CC} . (*Figure 5* indicates how the value of the pull-up resistor can be calculated).

2.1 Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to V_{CC} or V_{SS} , to establish the device select code as shown in *Figure 3*. When not connected (left floating), these inputs are read as low (0,0,0).





2.2

Write Control (WC)

The hardware Write Control pin (\overline{WC}) is useful for protecting the top quarter of the memory (as shown in *Figure 4.*) from inadvertent write. The Write Control signal is used to enable ($\overline{WC} = V_{IL}$) or disable ($\overline{WC} = V_{IH}$) write instructions to the top quarter of the memory area. When unconnected, the \overline{WC} input is internally read as V_{II} , and write operations are allowed.

2.3 V_{SS} ground

 V_{SS} is the reference for the V_{CC} supply voltage.

8/28

57

2.4 Supply voltage (V_{CC})

2.4.1 Operating supply voltage V_{CC}


Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC}(min), V_{CC}(max)] range must be applied (see *Table 7*). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_W).

2.4.2 Power-up conditions

When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC} , the V_{CC} rise time must not vary faster than 1 V/µs.

2.4.3 Device reset



In a similar way, during power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops below the power on reset threshold voltage, the device stops responding to any instruction sent to it.

2.4.4 Power-down conditions

During power-down (continuous decrease in V_{CC}), the device must be in Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal Write cycle in progress).






Figure 4. Memory map showing write control area







I²C bus protocol Figure 6.

Table 2. **Device select code**

	Device type identifier ⁽¹⁾					Chip Enable address ⁽²⁾		
00	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2	E1	E0	RW

1. The most significant bit, b7, is sent first.

2. E0, E1 and E2 are compared against the respective external pins on the memory device.

Table 3. Most significant byte

I	b15	b14	b13	b12	b11	b10	b9	b8

Table 4. Least significant byte

	J	,					
b7	b6	b5	b4	b3	b2	b1	b0
-	-	-	-		-	-	

57

3 Device operation

The device supports the I²C protocol. This is summarized in *Figure 6.: I2C bus protocol*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M34D64-W device is always a slave in all communications.

3.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

3.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write command triggers the internal EEPROM Write cycle.

3.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

3.4 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.



19

3.5 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the Device Select Code, shown in Table 2.: Device select code (on Serial Data (SDA), most significant bit first).

The Device Select Code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single I²C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the Device Select Code is received on Serial Data (SDA), the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the Device Select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the Device Select code, it deselects itself from the bus, and goes into Standby mode.

Mode	RW bit	WC (1)	Bytes	Initial sequence
Current Address Read	1	Х	1	Start, Device Select, $R\overline{W} = 1$
Random Address Read	0	Х	1	Start, Device Select, $R\overline{W} = 0$, Address
Random Address Read	1	Х	' >	reStart, Device Select, $R\overline{W} = 1$
Sequential Read	1	х	≥1	Similar to Current or Random Address Read
Byte Write	0	V _{IL}	21	Start, Device Select, $R\overline{W} = 0$
Page Write	0	VIL	≤32	Start, Device Select, $R\overline{W} = 0$
1. $X = V_{IH}$ or V_{IL} .				

Table 5. **Operating modes**






Figure 7. Write mode sequences with $\overline{WC} = 0$ (data write enabled)

3.6 Write operations

Following a Start condition the bus master sends a Device Select Code with the Read/Write bit (RW) reset to 0. The device acknowledges this, as shown in *Figure 7.: Write mode sequences with WC = 0 (data write enabled)*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte(s).

Writing to the memory may be inhibited if Write Control (\overline{WC}) is driven high. Any Write instruction with Write Control (\overline{WC}) driven high (during a period of time from the Start condition until the end of the two address bytes) will not modify the contents of the top quarter of the memory.

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (*Table 3.: Most significant byte*) is sent first, followed by the Least Significant Byte (:). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10th bit" time slot), either at the end of a Byte Write or a Page Write, the internal EEPROM Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

57

3.7 Byte Write

After the Device Select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected (top quarter of the memory), by Write Control (\overline{WC}) being driven high, the location is not modified. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 7.: Write mode sequences with WC = 0* (data write enabled).

3.8 Page Write

The Page Write mode allows up to 32 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b12-b5) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 32 bytes of data. If Write Control (WC) is high, the contents of the addressed top quarter of the memory location are not modified. After each byte is transferred, the internal byte address counter (the 5 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.






Figure 8. Write cycle polling flowchart using ACK

3.9 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time (t_w) is shown in *Table 11.: AC characteristics*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 8.: Write cycle polling flowchart using ACK, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a Device Select Code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).




Figure 9. Read mode sequences

 The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.

3.10 Read operations

Read operations are performed independently of the state of the Write Control (WC) signal.

Random Address Read

A dummy Write is performed to load the address into the address counter (as shown in *Figure 9.: Read mode sequences*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the Device Select Code, with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

3.11

3.12 Current Address Read

The device has an internal address counter which is incremented each time a byte is read. For the Current Address Read operation, following a Start condition, the bus master only sends a Device Select Code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 9.: Read mode sequences, without* acknowledging the byte.

3.13 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 9.: Read mode sequences*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

101

3.14 Acknowledge in Read mode

ybsolete Product(S)

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9th bit time. If the bus master does not drive Serial Data (SDA) low during this time, the device terminates the data transfer and switches to its Standby mode.

4 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

5 Maximum rating

Stressing the device outside the ratings listed in *Table 6: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 0.	Absolute maximum ratings			
Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient operating temperature	-40	130	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Lead temperature during soldering see note (1)		°C	
V _{IO}	Input or output range	-0.50	6.5	V
V _{CC}	Supply voltage	-0.50	6.5	V
V _{ESD}	Electrostatic discharge voltage (human body model) ⁽²⁾	-4000	4000	V

Table 6. Absolute maximum ratings

 Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)



6 **DC and AC parameters**

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 7.	Operating	conditions
----------	-----------	------------

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	2.5	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 8. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
CL	Load capacitance	1(00	pF
	Input rise and fall times		50	ns
	Input levels	0.2V _{CC} t	o 0.8V _{CC}	V
	Input and output timing reference levels	0.3V _{CC} t	o 0.7V _{CC}	V

Figure 10. AC measurement I/O waveform




Table 9. Input parameters

	Symbol	Parameter ⁽¹⁾	Test condition	Min.	Max.	Unit
	C _{IN}	Input capacitance (SDA)			8	pF
	C _{IN}	Input capacitance (other pins)			6	pF
	Z _{WCL}	WC input impedance	V _{IN} < 0.5 V	50	300	kΩ
26	Z _{WCH}	WC input impedance	$V_{IN} > 0.7 V_{CC}$	500		kΩ
7050°	t _{NS}	Pulse width ignored (input filter on SCL and SDA)	Single glitch		100	ns
	1 Sampled	only not 100% tested				

1. Sampled only, not 100% tested.

$V_{IN} = V_{SS} \text{ or } V_{CC}$ device in Standby mode $V_{OUT} = V_{SS} \text{ or } V_{CC}, \text{ SDA in Hi-Z}$ $V_{CC} = 2.5 \text{ V}, \text{f}_{c} = 400 \text{ kHz}$ (rise/fall time < 50 ns) $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 5 \text{ V}$ $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 2.5 \text{ V}$		± 2 ± 2 1 10	μA μA mA μA
$V_{CC} = 2.5 \text{ V}, \text{ f}_{c} = 400 \text{ kHz}$ (rise/fall time < 50 ns) $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 5 \text{ V}$		1	mA
(rise/fall time < 50 ns) $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 5 \text{ V}$			
		10	Δ١
$V_{IN} = V_{SS} \text{ or } V_{CC}$, $V_{CC} = 2.5 \text{ V}$			
	-0.3	2 0.3V _{CC}	μA V
	-0.3	0.5	V
VC)	0.7V _{CC}	V _{CC} +1	v
I _{OL} = 2.1 mA, V _{CC} = 2.5 V		0.4	V
Obsu			
	I _{OL} = 2.1 mA, V _{CC} = 2.5 V	UC) I _{OL} = 2.1 mA, V _{CC} = 2.5 V	VC) 0.7V _{CC} V _{CC} +1 I _{OL} = 2.1 mA, V _{CC} = 2.5 V 0.4

Table 10. DC characteristics



Test conditions specified in Table 8.: AC measurement conditions and Table 7.: Operating conditions					
Symbol	Alt.	Parameter	Min.	Max.	Unit
f _C	f _{SCL}	Clock frequency		400	kHz
t _{CHCL}	t _{HIGH}	Clock pulse width high	600		ns
t _{CLCH}	t _{LOW}	Clock pulse width low	1300		ns
t _{CH1CH2}	t _R	Clock rise time		300	ns
t _{CL1CL2}	t _F	Clock fall time		300	ns
t _{DH1DH2} ⁽¹⁾	t _R	SDA rise time	20	300	ns
t _{DL1DL2} ⁽¹⁾	t _F	SDA fall time	20	300	ns
t _{DXCX}	t _{SU:DAT}	Data in setup time	100		ns
t _{CLDX}	t _{HD:DAT}	Data in hold time	0		ns
t _{CLQX}	t _{DH}	Data out hold time	200	×(ns
t _{CLQV} ⁽²⁾	t _{AA}	Clock low to next data valid (access time)	200	900	ns
t _{CHDX} ⁽³⁾	t _{SU:STA}	Start condition setup time	600	50	ns
t _{DLCL}	t _{HD:STA}	Start condition hold time	600		ns
t _{CHDH}	t _{SU:STO}	Stop condition setup time	600		ns
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start 1300			ns
t _W	t _{WR}	Write time		5	ms

Table 11. AC characteristi

1. Sampled only, not 100% tested.

2. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

3. For a reStart condition, or following a Write cycle.




Figure 11. AC waveforms



7 Package mechanical




Figure 12. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.


 Table 12.
 SO8 narrow – 8 lead plastic small outline, 150 mils body width, package mechanical data

		meenamear	aata					
	Symbol	millimeters		inches ⁽¹⁾				
	Symbol	Тур	Min	Max	Тур	Min	Max	
	A			1.75			0.0689	
	A1		0.1	0.25		0.0039	0.0098	
	A2	Å	1.25			0.0492		
	b	110	0.28	0.48		0.011	0.0189	
	С	00	0.17	0.23		0.0067	0.0091	
Obsole	ccc			0.1			0.0039	
	D	4.9	4.8	5	0.1929	0.189	0.1969	
	E	6	5.8	6.2	0.2362	0.2283	0.2441	
	E1	3.9	3.8	4	0.1535	0.1496	0.1575	
	е	1.27	-	-	0.05	-	-	
	h		0.25	0.5		0.0098	0.0197	
	k		0°	8°		0°	8°	
	L		0.4	1.27		0.0157	0.05	
	L1	1.04			0.0409			

1. Values in inches are converted from mm and rounded to 4 decimal digits.

8 Part numbering

Table 13. Ordering information scheme



P = ECOPACK® (RoHS compliant)

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

The category of second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.



57

9 Revision history

Table 14.	Document revision history
-----------	---------------------------

	Date	Revision	Changes
	23-Mar-1999	1.0	Document written
	09-Jun-1999	1.1	Memory Map illustration added. Line removed from Tab-2
	16-Nov-2000	1.2	M34D32 removed; PSDIP8 package removed; 4.5 to 5.5V and 1.8 to 3.6V ranges removed; 0 to 70°C and -20 to 85°C ranges removed
	13-Sep-2002	2.0	New edition. TSSOP8 package added
	04-Apr-2003	2.1	Addresses on Memory Map figure corrected. tW of 5ms offered on certain versions of the device (bearing process identification letter "B")
	23-Oct-2007	3	M34D64-R root part number removed (R voltage range removed). TSSOP8 package removed. SO8N packages are ECOPACK® compliant. SO8N package specifications updated (sse Section 7: Package mechanical). Note removed below Table 9: Input parameters. Table 6: Absolute maximum ratings and related notes modified. Section 2: Signal description modified. Power On Reset: VCC Lock-Out Write Protect section removed. Rise/fall time conditions modified for I _{CC} in Table 10: DC characteristics. Write time t _W updated in Table 11: AC characteristics. Figure 11: AC waveforms modified. Minor text changes.
005016	tepro	duc	ust obsolution

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

