

ISSI®

512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM

PRELIMINARY INFORMATION NOVEMBER 2007

FEATURES

- Clock frequency: 133, 100, 83 MHz
- Power Supply: 1.8V
- Fully synchronous; all signals referenced to a positive clock edge
- Two banks can be operated simultaneously and independently
- Dual internal bank controlled by A11 (bank select)
- Programmable burst length (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Programmable full and half drive strength
- Programmable CAS latency (2, 3 clocks)
- · 2048 refresh cycles every 32 ms
- Random column address every clock cycle
- Burst read/write and burst read/single write operations capability

Address Input

Data DQ

Clock Enable

Chip Select

Row Address Input

Bank Select Address

System Clock Input

Column Address Input

- Byte controlled by LDQM and UDQM
- Auto Refresh and Self Refresh modes
- Partial Array Self-Refresh

PIN DESCRIPTIONS

A0-A11

A0-A10

A0-A7

DQ0 to DQ15

A11

CLK

CKE

RAS

CAS

 $\overline{\mathsf{CS}}$

- Power Down and Deep Power Down
- · Pads located along edges of die


DESCRIPTION

ISSI's 16Mb Synchronous DRAM IS42VS16100E is organized as a 524,288-word x 16-bit x 2-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. Note: This is a summary datasheet specific to the die format. Please refer to the IS42VS16100E datasheet for complete device specifications.

KEY TIMING PARAMETERS

Parameter	-7.5	-10	Unit	
Clock Cycle Time				
\overline{CAS} Latency = 3	7.5	10	ns	
\overline{CAS} Latency = 2	10	12	ns	
Clock Frequency				
\overline{CAS} Latency = 3	133	100	MHz	
\overline{CAS} Latency = 2	100	83	MHz	
Access Time from Clock			_	
\overline{CAS} Latency = 3	6	7	ns	
\overline{CAS} Latency = 2	8	8	ns	

BONDING DIAGRAM



WE	Write Enable
LDQM	Lower Bye, Input/Output Mask
UDQM	Upper Bye, Input/Output Mask
V _{DD}	Power
Vss	Ground
VDDQ	Power Supply for DQ Pin
Vssq	Ground for DQ Pin
NC	No Connection

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Row Address Strobe Command

Column Address Strobe Command