

512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM

ADVANCED INFORMATION JULY 2005

FEATURES

- Clock frequency: 135, 100, 83 MHz
- Power Supply: 1.8V
- Fully synchronous; all signals referenced to a positive clock edge
- Two banks can be operated simultaneously and independently
- Dual internal bank controlled by A11 (bank select)
- Programmable burst length (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/ Interleave
- · Programmable full and half drive strength
- Programmable CAS latency (2, 3 clocks)
- 2048 refresh cycles every 32 ms
- · Random column address every clock cycle
- Burst read/write and burst read/single write operations capability
- · Byte controlled by LDQM and UDQM
- Auto Refresh and Self Refresh modes
- · Partial Array Self-Refresh
- Power Down and Deep Power Down
- · Pads located along edges of die

PIN DESCRIPTIONS

A0-A11	Address Input
A0-A10	Row Address Input
A11	Bank Select Address
A0-A7	Column Address Input
DQ0 to DQ15	Data DQ
CLK	System Clock Input
CKE	Clock Enable
<u>CS</u>	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command


DESCRIPTION

ISSI's 16Mb Synchronous DRAM IS42VS16100D is organized as a 524,288-word x 16-bit x 2-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. Note: This is a summary datasheet specific to the die format. Please refer to the IS42VS16100D datasheet for complete device specifications.

KEY TIMING PARAMETERS

Parameter	-7.5	-10	Unit
Clock Cycle Time			
CAS Latency = 3	7.4	10	ns
CAS Latency = 2	10	12	ns
Clock Frequency			
CAS Latency = 3	133	100	MHz
$\overline{\text{CAS}}$ Latency = 2	100	83	MHz
Access Time from Clock			
CAS Latency = 3	6	7	ns
CAS Latency = 2	8	8	ns

BONDING DIAGRAM



WE	Write Enable
LDQM	Lower Bye, Input/Output Mask
UDQM	Upper Bye, Input/Output Mask
VDD	Power
Vss	Ground
VDDQ	Power Supply for DQ Pin
Vssq	Ground for DQ Pin
NC	No Connection

Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.