

## 256K x 16 LOW VOLTAGE, 1.8V ULTRA LOW POWER CMOS STATIC RAM

AUGUST 2002

### FEATURES

- High-speed access time: 70, 85, ns
- CMOS low power operation
  - 36 mW (typical) operating
  - 9  $\mu$ W (typical) CMOS standby
- Single 1.7V- 2.25 V<sub>DD</sub> power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Available in the 44-pin TSOP (Type II) and 48-pin mini BGA (7.2mm x 8.7mm)

### DESCRIPTION


The *ISSI* IS62VV25616LL is a high-speed, 4,194,304 bit static RAMs organized as 262,144 words by 16 bits. They are fabricated using *ISSI's* high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

For the IS62VV25616LL, when  $\overline{CE}$  is HIGH (deselected) or  $\overline{CE}$  is low and both  $\overline{LB}$  and  $\overline{UB}$  are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS62VV25616LL is packaged in the JEDEC standard 44-pin TSOP (Type II) and 48-pin mini BGA (7.2mm x 8.7mm).


### FUNCTIONAL BLOCK DIAGRAM




Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

## PIN CONFIGURATIONS

## 44-Pin TSOP (Type II)



## 48-Pin mini BGA (7.2mm x 8.7mm)



## PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input

$\overline{LB}$	Lower-byte Control (I/O0-I/O7)
$\overline{UB}$	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

## TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	I/O PIN		Vdd Current
						I/O0-I/O7	I/O8-I/O15	
Not Selected	X	H	X	X	X	High-Z	High-Z	ISB1, ISB2
	X	L	X	H	H	High-Z	High-Z	ISB1, ISB2
Output Disabled	H	L	H	X	X	High-Z	High-Z	Icc
	X	L	X	H	H	High-Z	High-Z	ISB1, ISB2
Read	H	L	L	L	H	DOUT	High-Z	Icc
	H	L	L	H	L	High-Z	DOUT	
	H	L	L	L	L	DOUT	DOUT	
Write	L	L	X	L	H	DIN	High-Z	Icc
	L	L	X	H	L	High-Z	DIN	
	L	L	X	L	L	DIN	DIN	

**OPERATING RANGE**

Range	Ambient Temperature	V <sub>DD</sub>
Commercial	0°C to +70°C	1.7V - 2.25V
Industrial	-40°C to +85°C	1.7V - 2.25V

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.2 to V <sub>DD</sub> +0.25	V
V <sub>DD</sub>	V <sub>DD</sub> Related to GND	-0.2 to +2.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

**Note:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	—	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage		-0.3	0.4	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled	-1	1	μA

**Notes:**

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than 10 ns.

**CAPACITANCE<sup>(1)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

**Note:**

1. Tested initially and after any design or process changes that may affect these parameters.

## AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0.4V to $V_{DD} - 0.2V$
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	0.9V
Output Load	See Figures 1 and 2

## AC TEST LOADS




Figure 1




Figure 2

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions		-70		-85		Unit
				Min.	Max.	Min.	Max.	
I <sub>CC</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	30	—	30	mA
			Ind.	—	35	—	35	
I <sub>CC1</sub>	Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = 1 MHz	Com.	—	3	—	3	mA
			Ind.	—	3	—	3	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> CE ≥ V <sub>IH</sub> , f = 0	Com.	—	0.3	—	0.3	mA
			Ind.	—	0.3	—	0.3	
<b>OR</b>								
	ULB Control	V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> CE = V <sub>IL</sub> , f = 0, UB = V <sub>IH</sub> , LB = V <sub>IH</sub>						
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>DD</sub> = 1.95V., CE ≥ V <sub>DD</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	Com.	—	10	—	10	μA
			Ind.	—	10	—	10	
<b>OR</b>								
	ULB Control	V <sub>DD</sub> = 1.95V., CE = V <sub>IL</sub> V <sub>IN</sub> ≤ 0.2V, f = 0; UB / LB = V <sub>DD</sub> - 0.2V						

**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)


Symbol	Parameter	-70		-85		Unit
		Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	70	—	85	—	ns
t <sub>AA</sub>	Address Access Time	—	70	—	85	ns
t <sub>OHA</sub>	Output Hold Time	10	—	10	—	ns
t <sub>ACE</sub>	CE Access Time	—	70	—	85	ns
t <sub>DOE</sub>	OE Access Time	—	35	—	40	ns
t <sub>HZOE<sup>(2)</sup></sub>	OE to High-Z Output	—	25	—	25	ns
t <sub>LZOE<sup>(2)</sup></sub>	OE to Low-Z Output	5	—	5	—	ns
t <sub>HZCE<sup>(2)</sup></sub>	CE to High-Z Output	0	25	0	25	ns
t <sub>LZCE<sup>(2)</sup></sub>	CE to Low-Z Output	10	—	10	—	ns
t <sub>BA</sub>	LB, UB Access Time	—	70	—	85	ns
t <sub>HZB</sub>	LB, UB to High-Z Output	0	25	0	25	ns
t <sub>LZB</sub>	LB, UB to Low-Z Output	0	—	0	—	ns

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


## AC WAVEFORMS

READ CYCLE NO. 1<sup>(1,2)</sup> (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



## AC WAVEFORMS

READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{CE}$ ,  $\overline{OE}$ , AND  $\overline{UB}/\overline{LB}$  Controlled)



## Notes:


1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .
3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transition.

WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

Symbol	Parameter	-70		-85		Unit
		Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	70	—	85	—	1ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ to Write End	65	—	70	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	65	—	70	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	ns
t <sub>PWB</sub>	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ Valid to End of Write	60	—	70	—	ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	55	—	60	—	ns
t <sub>SD</sub>	Data Setup to Write End	30	—	35	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	ns
t <sub>HZWE</sub> <sup>(3)</sup>	$\overline{\text{WE}}$ LOW to High-Z Output	—	30	—	30	ns
t <sub>LZWE</sub> <sup>(3)</sup>	$\overline{\text{WE}}$ HIGH to Low-Z Output	5	—	5	—	ns


**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
- The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ , and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.


**AC WAVEFORMS****WRITE CYCLE NO. 1<sup>(1,2)</sup>** ( $\overline{\text{CE}}$  Controlled,  $\overline{\text{OE}}$  = HIGH or LOW)**Notes:**

- WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs and at least one of the  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  inputs being in the LOW state.
- WRITE = ( $\overline{\text{CE}}$ ) [ ( $\overline{\text{LB}}$ ) = ( $\overline{\text{UB}}$ ) ] ( $\overline{\text{WE}}$ ).

**WRITE CYCLE NO. 2** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is HIGH During Write Cycle)




**WRITE CYCLE NO. 3** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is LOW During Write Cycle)






WRITE CYCLE NO. 4 ( $\overline{UB}/\overline{LB}$  Controlled)



DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
$V_{DR}$	Vdd for Data Retention	See Data Retention Waveform	1.0	2.25	V
$I_{DR}$	Data Retention Current	$V_{DD} = 1.0V, \overline{CE} \geq V_{DD} - 0.2V$	—	10	$\mu A$
$t_{SDR}$	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
$t_{RDR}$	Recovery Time	See Data Retention Waveform	$t_{rc}$	—	ns

DATA RETENTION WAVEFORM ( $\overline{CE}$  Controlled)



**ORDERING INFORMATION****Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
70	IS62VV25616LL-70T	TSOP (Type II)
	IS62VV25616LL-70M	MiniBGA (7.2mmx8.7mm)
85	IS62VV25616LL-85T	TSOP (Type II)
	IS62VV25616LL-85M	MiniBGA (7.2mmx8.7mm)

**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
70	IS62VV25616LL-70TI	TSOP (Type II)
	IS62VV25616LL-70MI	MiniBGA (7.2mmx8.7mm)
85	IS62VV25616LL-85TI	TSOP (Type II)
	IS62VV25616LL-85MI	MiniBGA (7.2mmx8.7mm)