### **Features**

2.7 to 3.6V Supply

**Full Read and Write Operation** 

• Low Power Dissipation

8 mA Active Current

**50 μA CMOS Standby Current** 

- Read Access Time 250 ns
- Byte Write 3 ms
- Direct Microprocessor Control

**DATA** Polling

READ/BUSY Open Drain Output on TSOP

High Reliability CMOS Technology

Endurance: 100,000 Cycles Data Retention: 10 Years

- Low Voltage CMOS Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges

### **Description**

The AT28BV16 is a low-power, high-performance Electrically Erasable and Program-mable Read Only Memory with easy to use features. The AT28BV16 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

The AT28BV16 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched *(continued)* 


### **Pin Configurations**

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect


### **TSOP** Top View ŌĒ Α9 Α8 25 1/06 NC 24 1/05 23 WE 6 I/O4 VCC 22 I/O3 RDY/BUSY 21 GND NC 20 1/02 10 19 I/O1 Α7 A6 18 I/O0 12 17 Α5 A0 16 A4 Α1 А3

**PLCC** 

Top View



PDIP. SOIC



16K (2K x 8)

Battery-Voltage

CMOS

E<sup>2</sup>PROM

0308A






### **Description** (Continued)

internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The end of a write cycle can be determined by DATA polling of I/O<sub>7</sub>. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 250 ns at low power dissipation. When the chip is deselected the standby current is less than 50  $\mu$ A.

Atmel's 28BV16 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E<sup>2</sup>PROM are available for device identification or tracking.

### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{OE}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AT28BV16 i

### **Device Operation**

**READ:** \_The <u>AT28BV16</u> is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. <u>The outputs</u> are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

**BYTE WRITE:** Writing data into the AT28BV1<u>6 is similar</u> to writing into a Static RAM. A <u>low</u> pulse on the WE or CE input with  $\overline{OE}$  high and  $\overline{CE}$  or WE low (respectively) initiates a byte write. The address location is latched on the last falling edge of WE (or  $\overline{CE}$ ); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

**DATA POLLING:** The AT28BV16 provides DATA POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

**READY/BUSY** (**TSOP only**): READY/BUSY is an open drain output; it is pulled low during the internal write cycle and released at the completion of the write cycle.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) Vcc sense— if Vcc is below 2.0V (typical) the write function is inhibited. (b) Vcc power on delay— once Vcc has reached 2.0V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits byte write cycles.

**DEVICE IDENTIFICATION:** An extra 32-bytes of  $E^2PROM$  memory are available to the user for device identification. By raising A9 to  $12\pm0.5V$  and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.





# **DC and AC Operating Range**

		AT28BV16-25	AT28BV16-30
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		2.7V to 3.6V	2.7V to 3.6V

# **Operating Modes**

Mode	CE	ŌĒ	WE	I/O
Read	VIL	VIL	VIH	Dout
Write (2)	V <sub>I</sub> L	VIH	VIL	D <sub>IN</sub>
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	X	High Z
Write Inhibit	Χ	Χ	VIH	
Write Inhibit	X	VIL	Χ	
Output Disable	Х	VIH	Х	High Z

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.


### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1.0V$		5	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		5	μΑ
I <sub>SB</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}} + 1.0 \text{V}$		50	μΑ
Icc	Vcc Active Current AC	$f = 5 \text{ MHz}$ ; $I_{OUT} = 0 \text{ mA}$ ; $CE = V_{IL}$		8	mA
VIL	Input Low Voltage			0.6	V
VIH	Input High Voltage		2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 1 mA		0.3	V
VOL	Output Low voltage	$I_{OL} = 2 \text{ mA for RDY/}\overline{BUSY}$		0.3	V
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA	2.0		٧

### **AC Read Characteristics**

		AT28BV16-25		AT28BV16-30		
Symbol	Parameter	Min	Max	Min	Max	Units
tACC	Address to Output Delay		250		300	ns
tce (1)	CE to Output Delay		250		300	ns
toe (2)	OE to Output Delay		100		100	ns
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE High to Output Float	0	55	0	55	ns
toH	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


# **AC Read Waveforms** (1, 2, 3, 4)



Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> - t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.


- 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5 \text{ pF})$ .
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



 $t_R$ ,  $t_F$  < 20 ns

### **Output Test Load**



### Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
twp	Write Pulse Width (WE or CE)	150	1000	ns
tos	Data Set-up Time	100		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	10		ns
tcs, tch	CE to WE and WE to CE Set-up and Hold Time	0		ns
twc	Write Cycle Time		3.0	ms
t <sub>DB</sub>	Time to Device Busy		50	ns

### **AC Write Waveforms**

### **WE** Controlled



### **CE** Controlled



2-124 AT28BV16


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Characteristics.

# **Data** Polling Waveforms







# Ordering Information (1)

tACC	Icc	(mA)	Oudovina Codo		0 4 5
(ns)	Active	Standby	Ordering Code	Package	Operation Range
250	8	0.05	AT28BV16-25TC AT28BV16-25JC AT28BV16-25PC AT28BV16-25SC	28T 32J 24P6 24S	Commercial (0°C to 70°C)
	8	0.05	AT28BV16-25TI AT28BV16-25JI AT28BV16-25PI AT28BV16-25SI	28T 32J 24P6 24S	Industrial (-40°C to 85°C)
300	8	0.05	AT28BV16-30TC AT28BV16-30JC AT28BV16-30PC AT28BV16-30SC	28T 32J 24P6 24S	Commercial (0°C to 70°C)
	8	0.05	AT28BV16-30TI AT28BV16-30JI AT28BV16-30PI AT28BV16-30SI	28T 32J 24P6 24S	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.

### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations	
AT28BV16	25	JC, JI, PC, PI, SC, SI, TC, TI	
AT28BV16	30	JC, JI, PC, PI, SC, SI, TC, TI	

	Package Type			
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)			
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
24S	24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)			

2-126 AT28BV16 ■