#### Features

- Single Supply for Read and Write: 2.7V to 3.3V (BV), 3.0V to 3.3V (LV)
- Access Time 90 ns
- Sector Erase Architecture
  - Fourteen 32K Word (64K Byte) Sectors with Individual Write Lockout Two 16K Word (32K Byte) Sectors with Individual Write Lockout Two 8K Word (16K Byte) Sectors with Individual Write Lockout Four 4K Word (8K Byte) Sectors with Individual Write Lockout
- Fast Word Program Time 20 μs
- Fast Sector Erase Time 200 ms
  - Dual Plane Organization, Permitting Concurrent Read while Program/Erase Memory Plane A: Four 4K Word, Two 8K Word and Two 16K Word Sectors Memory Plane B: Fourteen 32K Word Sectors
- Erase Suspend Capability
  - Supports Reading/Programming Data from Any Sector by Suspending Erase of Any Different Sector
- Low-power Operation
  - 25 mA Active
  - 10 µA Standby
- Data Polling, Toggle Bit, Ready/Busy for End of Program Detection
- Optional VPP Pin for Fast Programming
- RESET Input for Device Initialization
- Sector Program Unlock Command
- TSOP and CBGA Package Options
- Top or Bottom Boot Block Configuration Available

### Description

The AT49BV/LV8011(T) is a 2.7- to 3.3-volt 8-megabit Flash memory organized as 524,288 words of 16 bits each or 1,048,576 bytes of 8 bits each. The x16 data appears on I/O0 - I/O15; the x8 data appears on I/O0 - I/O7. The memory is divided into 22 sectors for erase operations. The device is offered in 48-pin TSOP and 48-ball CBGA packages. The device has  $\overline{CE}$ , and  $\overline{OE}$  control signals to avoid any bus

#### (continued)

# **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
RDY/BUSY	READY/BUSY Output
VPP	Optional Power Supply for Faster Program/Erase Operations
I/O0 - I/O14	Data Inputs/Outputs
I/O15 (A-1)	I/O15 (Data Input/Output, Word Mode) A-1 (LSB Address Input, Byte Mode)
BYTE	Selects Byte or Word Mode
NC	No Connect
VCCQ	Output Power Supply






8-megabit (512K x 16/1M x 8) 3-volt Only Flash Memory

AT49BV8011 AT49BV8011T AT49LV8011 AT49LV8011T





contention. This device can be read or reprogrammed using a single 2.7V power supply, making it ideally suited for in-system programming.

The device powers on in the read mode. Command sequences are used to place the device in other operation modes such as Program and Erase. The device has the capability to protect the data in any sector. Once the data protection for a given sector is enabled, the data in that sector cannot be changed using input levels between ground and  $V_{CC}$ .

The device is segmented into two memory planes. Reads from memory plane B may be performed even while program or erase functions are being executed in memory plane A and vice versa. This operation allows improved system performance by not requiring the system to wait for a program or erase operation to complete before a read is performed. To further increase the flexibility of the device, it contains an Erase Suspend feature. This feature will put the Erase on hold for any amount of time and let the user read data from or program data to any of the remaining sectors within the same memory plane. There is no reason to suspend the erase operation if the data to be read is in the other memory plane. The end of a program or an Erase cycle is detected by the Ready/Busy pin, Data polling, or by the toggle bit.

**CBGA** Top View 2 3 4 5 6 1 А  $\bigcirc$ () $\bigcirc$  $\bigcirc$  $\bigcirc$ A3 A7 RDY/BUSY WE A9 A13  $\bigcirc$  $\bigcirc$  $\bigcirc$ () $\bigcirc$  $\bigcirc$ В NC RESET A4 A17 A8 A12  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ С A2 A6 A18 VPP A10 A14  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ D A1 A5 NC NC A11 A15  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ Е A0 I/O0 I/02 I/05 I/07 A16  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ F ĈĒ BYTE I/08 I/O10 I/012 I/014  $\bigcirc$  $\bigcirc$ () $\bigcirc$  $\bigcirc$ ()G ÕE I/O9 I/011 VCC I/O13 I/O15 /A-1  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ Н VSS VSS I/01 1/03 1/04 1/06


A VPP pin is provided to improve program/erase times. This pin can be tied to  $V_{CC}$ . To take advantage of faster programming and erasing, the pin should supply 4.5 to 5.5 volts during program and erase operations.

A 6-byte command (bypass unlock) sequence to remove the requirement of entering the 3-byte program sequence is offered to further improve programming time. After entering the 6-byte code, only single pulses on the write control lines are required for writing into the device. This mode (single-pulse byte/word program) is exited by powering down the device, or by pulsing the **RESET** pin low for a minimum of 50 ns and then bringing it back to V<sub>CC</sub>. Erase and Erase Suspend/Resume commands will not work while in this mode; if entered they will result in data being programmed into the device. It is not recommended that the 6-byte code reside in the software of the final product but only exist in external programming code.

The BYTE pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE pin is set at logic "1", the device is in word configuration, I/O0 - I/O15 are active and controlled by CE and OE.

If the  $\overrightarrow{BYTE}$  pin is set at logic "0", the device is in byte configuration, and only data I/O pins I/O0 - I/O7 are active and controlled by  $\overrightarrow{CE}$  and  $\overrightarrow{OE}$ . The data I/O pins I/O8 - I/O14 are tri-stated, and the I/O15 pin is used as an input for the LSB (A-1) address function.

## **Block Diagram**



## **Device Operation**


**READ:** The AT49BV/LV8011(T) is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins are asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers flexibility in preventing bus contention.

**COMMAND SEQUENCES:** When the device is first powered on it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET:** A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a  $12V \pm 0.5V$  input signal to the RESET pin, any sector can be reprogrammed even if the sector lockout feature has been enabled (see "Sector Programming Lockout Override" section).

**ERASURE:** Before a byte/word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase commands.





If the sector lockout has been enabled, the Chip Erase will not erase the data in the sector that has been locked; it will erase only the unprotected sectors. After the chip erase, the device will return to the read or standby mode.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into 22 sectors that can be individually erased. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H Data Input command is latched on the rising edge of WE. The sector erase starts after the rising edge of  $\overline{WE}$  of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. The maximum time to erase a section is  $t_{SEC}$ . When the sector programming lockout feature is not enabled, the sector will erase (from the same Sector Erase command). Once a sector has been protected, data in the protected sectors cannot be changed unless the RESET pin is taken to 12V ± 0.5V. An attempt to erase a sector that has been protected will result in the operation terminating in 2 µs.

**BYTE/WORD PROGRAMMING:** Once a memory block is erased, it is programmed (to a logical "0") on a byte-by-byte or on a word-by-word basis. Programming is accomplished via the internal device command register and is a four bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified  $t_{BP}$  cycle time. The DATA polling feature or the toggle bit feature may be used to indicate the end of a program cycle.

**SECTOR PROGRAMMING LOCKOUT:** Each sector has a programming lockout feature. This feature prevents programming of data in the designated sectors once the feature has been enabled. These sectors can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; any sector's usage as a write-protected region is optional to the user.

Once the feature is enabled, the data in the protected sectors can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the remaining sectors can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

**SECTOR LOCKOUT DETECTION:** A software method is available to determine if programming of a sector is locked out. When the device is in the software product identification mode (see "Software Product Identification Entry/Exit" sections), a read from address location 00002H within a sector will show if programming the sector is locked out. If the data on I/O0 is low, the sector can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the sector cannot be programmed. The software product identification exit code should be used to return to standard operation.

**SECTOR PROGRAMMING LOCKOUT OVERRIDE:** The user can override the sector programming lockout by taking the RESET pin to  $12V \pm 0.5V$ . By doing this, protected data can be altered through a chip erase, sector erase or byte/word programming. When the RESET pin is brought back to TTL levels, the sector programming lockout feature is again active.

ERASE SUSPEND/ERASE RESUME: The Erase Suspend command allows the system to interrupt a sector erase operation and then program or read data from a different sector within the same plane. Since this device has a dual plane architecture, there is no need to use the erase suspend feature while erasing a sector when you want to read data from a sector in the other plane. After the Erase Suspend command is given, the device requires a maximum time of 15 µs to suspend the erase operation. After the erase operation has been suspended, the plane that contains the suspended sector enters the erase-suspendread mode. The system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command. The Erase Resume command is a one bus cycle command that does require the plane address, which is determined by A18 - A16. The device also supports an erase suspend during a complete chip erase. While the chip erase is suspended, the user can read from any sector within the memory that is protected. The command sequence for a chip erase suspend and a sector erase suspend are the same.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.



AT49BV/LV8011(T)

For details, see "Operating Modes" (for hardware operation) or "Software Product Identification". The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT49BV/LV8011(T) features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte/word loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle. Please see "Status Bit Table" for more details.

**TOGGLE BIT:** In addition to DATA polling, the AT49BV/LV8011(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the same memory plane will result in I/O6 toggling between "1" and "0". Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

An additional toggle bit is available on I/O2, which can be used in conjunction with the toggle bit that is available on I/O6. While a sector is erase suspended, a read or a program operation from the suspended sector will result in the I/O2 bit toggling. Please see "Status Bit Table" for more details.

**RDY/BUSY:** An open drain READY/BUSY output pin provides another method of detecting the end of a program or erase operation. RDY/BUSY is actively pulled low during the internal program and erase cycles and is released at the completion of the cycle. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT49BV/LV8011(T) in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 1.8V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay: once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibits holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.3V power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$ , and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to V<sub>CC</sub> + 0.6V.





# Command Definition in (Hex)<sup>(1)</sup>

Command	Bus		Bus cle	2nd Cy		3rd Cy	Bus cle		Bus cle	5th Cy		6th E Cyc	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA <sup>(3)(4)</sup>	30
Byte/Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	D <sub>IN</sub>				
Bypass Unlock	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	A0
Single-pulse Byte/Word Program	1	Addr	D <sub>IN</sub>										
Sector Lockout	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA <sup>(3)(4)</sup>	40
Erase Suspend	1	xxxx	B0										
Erase Resume	1	PA <sup>(5)</sup>	30										
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(2)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(2)</sup>	1	xxxx	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex). The ADDRESS FORMAT in each bus cycle is as follows: A15 - A0 (Hex). Address A18 through A14 are Don't Care in the word mode. Address A18 through A14 and A-1 are Don't Care in the byte mode.

2. Either one of the Product ID Exit commands can be used.

3. SA = sector address. Any byte/word address within a sector can be used to designate the sector address (see next two pages for details).

- When the sector programming lockout feature is not enabled, the sector will erase (from the same Sector Erase command). Once the sector has been protected, data in the protected sectors cannot be changed unless the RESET pin is taken to 12V ± 0.5V.
- 5. PA is the plane address (A18 A16).

### **Absolute Maximum Ratings\***

Temperature under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on $\overline{OE}$ with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# AT49BV/LV8011(T)

# AT49BV/LV8011 – Sector Address Table

Plane	Sector	Size (Bytes/Words)	x8 Address Range (A18 - A-1)	x16 Address Range (A18 - A0)
А	SA0	16K/8K	000000 - 003FFF	00000 - 01FFF
А	SA1	32K/16K	004000 - 00BFFF	02000 - 05FFF
А	SA2	8K/4K	00C000 - 00DFFF	06000 - 06FFF
А	SA3	8K/4K	00E000 - 00FFFF	07000 - 07FFF
А	SA4	8K/4K	010000 - 011FFF	08000 - 08FFF
А	SA5	8K/4K	012000 - 013FFF	09000 - 09FFF
А	SA6	32K/16K	014000 - 018FFF	0A000 - 0DFFF
А	SA7	16K/8K	01C000 - 01FFFF	0E000 - 0FFFF
В	SA8	64K/32K	020000 - 02FFFF	10000 - 17FFF
В	SA9	64K/32K	030000 - 03FFFF	18000 - 1FFFF
В	SA10	64K/32K	040000 - 04FFFF	20000 - 27FFF
В	SA11	64K/32K	050000 - 05FFFF	28000 - 2FFFF
В	SA12	64K/32K	060000 - 06FFFF	30000 - 37FFF
В	SA13	64K/32K	070000 - 07FFFF	38000 - 3FFFF
В	SA14	64K/32K	080000 - 08FFFF	40000 - 47FFF
В	SA15	64K/32K	090000 - 09FFFF	48000 - 4FFFF
В	SA16	64K/32K	0A0000 - 0AFFFF	50000 - 57FFF
В	SA17	64K/32K	0B0000 - 0BFFFF	58000 - 5FFFF
В	SA18	64K/32K	0C0000 - 0CFFFF	60000 - 67FFF
В	SA19	64K/32K	0D0000 - 0DFFFF	68000 - 6FFFF
В	SA20	64K/32K	0E0000 - 0EFFFF	70000 - 77FFF
В	SA21	64K/32K	0F0000 - 0FFFFF	78000 - 7FFFF





### AT49BV/LV8011T – Sector Address Table

Plane	Sector	Size (Bytes/Words)	x8 Address Range (A18 - A-1)	x16 Address Range (A18 - A0)
В	SA0	64K/32K	000000 - 00FFFF	00000 - 07FFF
В	SA1	64K/32K	010000 - 01FFFF	08000 - 0FFFF
В	SA2	64K/32K	020000 - 02FFFF	10000 - 17FFF
В	SA3	64K/32K	030000 - 03FFFF	18000 - 1FFFF
В	SA4	64K/32K	040000 - 04FFFF	20000 - 27FFF
В	SA5	64K/32K	050000 - 05FFFF	28000 - 2FFFF
В	SA6	64K/32K	060000 - 06FFFF	30000 - 37FFF
В	SA7	64K/32K	070000 - 07FFFF	38000 - 3FFFF
В	SA8	64K/32K	080000 - 08FFFF	40000 - 47FFF
В	SA9	64K/32K	090000 - 09FFFF	48000 - 4FFFF
В	SA10	64K/32K	0A0000 - 0AFFFF	50000 - 57FFF
В	SA11	64K/32K	0B0000 - 0BFFFF	58000 - 5FFFF
В	SA12	64K/32K	0C0000 - 0CFFFF	60000 - 67FFF
В	SA13	64K/32K	0D0000 - 0DFFFF	68000 - 6FFFF
А	SA14	16K/8K	0E0000 - 0E3FFF	70000 - 71FFF
А	SA15	32K/16K	0E4000 - 0EBFFF	72000 - 75FFF
А	SA16	8K/4K	0EC000 - 0EDFFF	76000 - 76FFF
А	SA17	8K/4K	0EE000 - 0EFFFF	77000 - 77FFF
А	SA18	8K/4K	0F0000 - 0F1FFF	78000 - 78FFF
А	SA19	8K/4K	0F2000 - 0F3FFF	79000 - 79FFF
А	SA20	32K/16K	0F4000 - 0FBFFF	7A000 - 7DFFF
А	SA21	16K/8K	0FC000 - 0FFFFF	7E000 - 7FFFF



# AT49BV/LV8011(T)

# **DC and AC Operating Range**

	i	AT49LV8011(T)-90	AT49BV8011(T)-12
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	er Supply 3.0V to 3.3V		2.7V to 3.3V

# **Operating Modes**

Mode	CE	OE	WE	RESET	$V_{PP}^{(6)}$	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	х	Ai	D <sub>OUT</sub>
Program/Erase <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>cc</sub>	Ai	D <sub>IN</sub>
Standby/Program Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	х	V <sub>IH</sub>	х	×	High-Z
Program Inhibit	Х	Х	V <sub>IH</sub>	V <sub>IH</sub>	х		
Program Inhibit	х	V <sub>IL</sub>	Х	V <sub>IH</sub>	х		
Output Disable	х	V <sub>IH</sub>	х	V <sub>IH</sub>	х		High-Z
Reset	х	Х	х	V <sub>IL</sub>	х	×	High-Z
Product Identification							
Hardware	V	V	v	V		A1 - A18 = $V_{IL}$ , A9 = $V_{H}^{(3)}$ , A0 = $V_{IL}$	Manufacturer Code(4)
Панимате	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>		A1 - A18 = $V_{IL}$ , A9 = $V_{H}^{(3)}$ , A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				V		$A0 = V_{IL}, A1 - A18 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Sollware				V <sub>IH</sub>		$A0 = V_{IH}, A1 - A18 = V_{IL}$	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ . 2. Refer to AC programming waveforms.

3.  $V_{H} = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH (x8); 001FH (x16), Device Code: 00CB-AT49BV8011; 004A-AT49BV8011T.

5. See details under "Software Product Identification Entry/Exit".

6. For faster program/erase operations,  $V_{PP} = 5V \pm 10\%$ .

## **DC Characteristics**

Symbol	Parameter	Condition	Min	Мах	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$		10	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>		1	mA
I <sub>CC</sub> <sup>(1)</sup>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		30	mA
I <sub>CCRW</sub>	V <sub>CC</sub> Read while Write Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		50	mA
V <sub>IL</sub>	Input Low Voltage			0.6	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Note: 1. In the erase mode,  $I_{CC}$  is 50 mA.






# **AC Read Characteristics**


		AT49LV8	AT49LV8011(T)-90 A		AT49BV8011(T)-12		
Symbol	Parameter	Min	Max	Min	Max	Units	
t <sub>ACC</sub>	Address to Output Delay		90		120	ns	
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		90		120	ns	
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	40	0	50	ns	
$t_{DF}^{(3)(4)}$	CE or OE to Output Float	0	25	0	30	ns	
t <sub>OH</sub>	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns	
t <sub>RO</sub>	RESET to Output Delay		800		800	ns	

# AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



#### **Output Test Load**



t<sub>R</sub>, t<sub>F</sub> < 5 ns

## **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.


# <sup>10</sup> AT49BV/LV8011(T)

# **AC Byte/Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Setup Time	10		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>cs</sub>	Chip Select Setup Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	100		ns
t <sub>DS</sub>	Data Setup Time	100		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	10		ns
t <sub>wPH</sub>	Write Pulse Width High	50		ns

# AC Byte/Word Load Waveforms

### WE Controlled



### **CE** Controlled









# **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Byte/Word Programming Time		20	50	μs
t <sub>AS</sub>	Address Setup Time	0			ns
t <sub>AH</sub>	Address Hold Time	100			ns
t <sub>DS</sub>	Data Setup Time	100			ns
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>WP</sub>	Write Pulse Width	100			ns
t <sub>WPH</sub>	Write Pulse Width High	50			ns
t <sub>EC</sub>	Chip Erase Cycle Time			10	seconds
t <sub>SEC</sub>	Sector Erase Cycle Time		200		ms

# **Program Cycle Waveforms**



### Sector or Chip Erase Cycle Waveforms



Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

- 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 3 under command definitions.)
- 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.
- 4. The  $t_{WPH}$  time between the 5th and 6th bus cycle should be a minimum of 150 ns.


# Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>wR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in "AC Read Characteristics".

## **Data Polling Waveforms**




# **Toggle Bit Characteristics**<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>wR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in "AC Read Characteristics".

# Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.







- The device returns to standard operation mode.
  Manufacturer Code: 1FH(x8); 001FH(x16)
- 6. Device Code: 00CB-AT49BV8011;

004A-AT49BV8011T.

7. Either one of the Product ID Exit commands can be used.

#### 14

### **Status Bit Table**

			Status	Bit			
	I/07		I/O6		I/O2		
Read Address In	Plane A	Plane B	Plane A	Plane B	Plane A	Plane B	
While							
Programming in Plane A	1/07	DATA	TOGGLE	DATA	1	DATA	
Programming in Plane B	DATA	1/07	DATA	TOGGLE	DATA	1	
Erasing in Plane A	0	DATA	TOGGLE	DATA	TOGGLE	DATA	
Erasing in Plane B	DATA	0	DATA	TOGGLE	DATA	TOGGLE	
Erase Suspended & Read Erasing Sector	1	1	1	1	TOGGLE	TOGGLE	
Erase Suspended & Read Non-erasing Sector	DATA	DATA	DATA	DATA	DATA	DATA	
Erase Suspended & Program Erasing Sector	1	1	1	1	TOGGLE	TOGGLE	
Erase Suspended & Program Non-erasing Sector in Plane A	1/07	DATA	TOGGLE	DATA	TOGGLE	DATA	
Erase Suspended & Program Non-erasing Sector in Plane B	DATA	1/07	DATA	TOGGLE	DATA	TOGGLE	





# AT49BV/LV8011(T) Ordering Information

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	<b>Operation Range</b>
90	25	0.01	AT49LV8011-90CC	48C3	Commercial
			AT49LV8011-90TC	48T	(0° to 70°C)
	25	0.01	AT49LV8011-90CI	48C3	Industrial
			AT49LV8011-90TI	48T	(-40° to 85°C)
120	25	0.01	AT49BV8011-12CC	48C3	Commercial
			AT49BV8011-12TC	48T	(0° to 70°C)
	25	0.01	AT49BV8011-12CI	48C3	Industrial
			AT49BV8011-12TI	48T	(-40° to 85°C)
	25	0.01	AT49LV8011T-90CC	48C3	Commercial
90			AT49LV8011T-90TC	48T	(0° to 70°C)
30	25	0.01	AT49LV8011T-90CI	48C3	Industrial
			AT49LV8011T-90TI	48T	(-40° to 85°C)
120 -	25	0.01	AT49BV8011T-12CC	48C3	Commercial
			AT49BV8011T-12TC	48T	(0° to 70°C)
120	25	0.01	AT49BV8011T-12CI	48C3	Industrial
			AT49BV8011T-12TI	48T	(-40° to 85°C)


Package Type			
48C3	48-ball, Plastic Chip-size Ball Grid Array Package (CBGA)		
48T	48-lead, Thin Small Outline Package (TSOP)		

AT49BV/LV8011(T)

16



# **Packaging Information**



17



#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

> *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

*BBS* 1-(408) 436-4309

#### © Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

