## FXLA2203

## Features

－Easy－to－Use＂Single Pin＂SIM Card Swap Control
－Channel Swap Time：130ns（Typical）
－Simultaneous Dual－Mode，Dual－SIM Communication
－Host Ports： 1.65 V to 3.6 V Voltage Translation
－Card Ports： 1.65 V to 3.6 V Voltage Translation
－Leverages the Presence of Existing PMIC LDOs
－ISO7816 Compliant
－Power Switch $\mathrm{R}_{\mathrm{ON}}: 0.5 \Omega$（Typical）
－Supports Class B 3V SIM／UIM Cards
－Supports Class C： 1.8 V SIM／UIM Cards
－Non－Preferential Host $\mathrm{V}_{\mathrm{cc}}$ Power－Up Sequencing
－Activation／Deactivation Timing Compliant per ISO7816－03
－Internal Pull up Resistors for Bi－Directional I／O Pin
－Outputs Switch to 3－State if Host $\mathrm{V}_{\mathrm{CC}}$ at GND
－Power－Off Protection
－Packaged in 24－Terminal UMLP（ $2.5 \mathrm{~mm} \times 3.5 \mathrm{~mm}$ ）
－Direction Control Not Needed

## Applications

－Dual－Mode Dual－SIM Applications
－GSM，CDMA，WCDMA，TDSCDMA CDMA2000， 3G Cellular Phones
－Mobile TV：OMA BCAST

## Description

The FXLA2203 allows either two hosts to simultaneously communicate with two Subscriber Identity Modules （SIM），or two User Identity Modules（UIM）．Dual Mode refers to the mobile phones that are compatible with more than one form of data transmission or network （such as GSM，CDMA，WCDMA，TDSCDMA，or CDMA2000），resulting in a dual－baseband processor configuration．In a dual－mode application，the FXLA2203 host ports interface directly with the baseband processors（see Figure 8）．
The bi－directional I／O open－drain channel features auto－ direction and internal $10 \mathrm{~K} \Omega$ pull－up resistors．RST and CLK provide unidirectional translation from host to card only．
Either host can swap SIM slots with the assertion of a single control pin：CH＿Swap．The typical channel swap time is 130 ns ．

The FXLA2203 does not contain internal Low Dropout Regulator（LDOs）．Instead，the FXLA2203 architecture incorporates two low－R ${ }_{\text {ON }}$ internal power switches for routing existing PMIC（Power Management Integrated Circuit）LDOs to individual SIM slots．This reduces overall system power，leverages existing LDO system resources，and aligns with the philosophy that centralizing LDOs in the PMIC facilitates power management．Since the FXLA2203 does not block the LDO function to the SIM card，existing activation／ deactivation timing transparency is maintained between Hosts，PMICs，and SIM cards．

The device allows voltage translation from as high as 3.6 V to as low as 1.65 V ．Each port tracks its own port power supply．

## Ordering Information

| Part Number | Operating <br> Temperature Range | Package | Packing <br> Method |
| :---: | :---: | :---: | :---: |
| FXLA2203UMX | -40 to $85^{\circ} \mathrm{C}$ | 24－Terminal， $2.5 \mathrm{~mm} \times 3.4 \mathrm{~mm}$ Ultrathin Molded <br> Leadless Package（UMLP），0．4mm Pitch | Tape and Reel |

## Block Diagram



Figure 1. Block Diagram

## Notes:

1. $\quad \mathrm{V}_{\mathrm{CC}}$ must always be greater than or equal to $(\geq) \mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$.
2. Hybrid driver explained in detail in Figure 11-I/O Pin Functional Diagram.
3. See Table 2 for CH _Swap truth table.

## Pin Configuration



Figure 2. Pin Configuration (Top Through View)

## Pin Definitions

| Pin \# | Name | Signal | Description |
| :---: | :---: | :---: | :---: |
| 1 | NC | NC | No Connection |
| 2 | VCC1 | I | Power Supply 1 Input: Coming from PMIC 1 LDO |
| 3 | VCC_Card1 | $\bigcirc$ | Power Output for Card Slot 1 |
| 4 | GND | GND | Ground |
| 5 | VCC_Card2 | 0 | Power Output for Card Slot 2 |
| 6 | VCC2 | 1 | Power Supply 2 Input: Coming from PMIC 2 LDO |
| 7 | RST_2 | 0 | Reset Output to Card Slot 2 |
| 8 | I/O_2 | I/O | Data I/O for Card Slot 2; Open Drain |
| 9 | CLK_2 | 0 | Clock Output to Card Slot 2 |
| 10 | CLK_H_2 | 1 | Clock Input of Host Interface 2 |
| 11 | RST_H_2 | 1 | Reset Input of Host Interface 2 |
| 12 | I/O_H_2 | I | Data I/O of Host Interface 2; Open Drain |
| 13 | VCC_H_2 | Supply | Power Supply of Host Interface 2 |
| 14 | GND | GND | Ground |
| 15 | $\mathrm{V}_{\text {CC }}$ | Supply | Power Supply of Control Pins: EN and CH_Swap |
| 16 | EN | 1 | GPIO Enable. LOW disables both SIM card slots. HIGH enables both SIM card slots. Connect to $\mathrm{V}_{\mathrm{Cc}}$ if not used. Default level after power up is LOW. |
| 17 | Ch_Swap | 1 | Channel Swap. "1" host 1 to card slot 1 , host 2 to card slot 2 . " 0 " host 1 to card slot 2, host 2 to card slot 1 . Connected to $\mathrm{V}_{\mathrm{CC}}$ if not used. Default level after power up is LOW. |
| 18 | VCC_H_1 | Supply | Power Supply of Host Interface 1 |
| 19 | I/O_H_1 | I/O | Data I/O of Host Interface 1; Open Drain |
| 20 | RST_H_1 | 1 | Reset Input of Host Interface 1 |
| 21 | CLK_H_1 | 1 | Clock Input of Host Interface 1 |
| 22 | CLK_1 | 0 | Clock Output to Card Slot 1 |
| 23 | I/O_1 | I/O | Data I/O for Card Slot 1; Open Drain |
| 24 | RST_1 | 0 | Reset Output to Card Slot 1 |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol |  | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage |  | VCC_H_n, VCCn, and V Cc | -0.5 | 4.6 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage |  | Host Ports and Card Ports | -0.5 | 4.6 | V |
|  |  |  | Control Input (EN and CH_Swap) | -0.5 | 4.6 |  |
| $\mathrm{V}_{\mathrm{o}}$ | Output Voltage ${ }^{(4)}$ |  | Output 3-State | -0.5 | 4.6 | V |
|  |  |  | Output Active (Host Port) | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ |  |
|  |  |  | Output Active (Card Port) | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ |  |
| $\mathrm{I}_{\text {K }}$ | DC Input Diode Current |  | $\mathrm{V}_{1}<0 \mathrm{~V}$ |  | -50 | mA |
| $\mathrm{l}_{\text {OK }}$ | DC Output Diode Current |  | $\mathrm{V}_{\mathrm{O}}<0 \mathrm{~V}$ |  | -50 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{cc}}$ |  | +50 |  |
| $\mathrm{IOH}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OL}}$ | DC Output Source / Sink Current ${ }^{(4)}$ |  |  | -50 | +50 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | DC $\mathrm{V}_{\text {CC }}$ or Ground Current (per Supply Pin) |  |  |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range |  |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {DISS }}$ | Power Dissipation at 5MHz |  |  |  | 0.57 | W |
| ESD | Electrostatic Discharge Capability | Human Body Model, | Card Side Pins 3-5, 7-9, 14, 22-24 |  | 9 | kV |
|  |  | JESD22-A114 ${ }^{(5)}$ | All Other Pins |  | 3 |  |
|  |  | Charged Device Model, JESD22-C101 | Card Side Pins 3-5, 7-9, 14, 22-24 |  | 2 |  |
|  |  |  | All Other Pins |  | 2 |  |

## Notes:

4. $\mathrm{I}_{\mathrm{O}}$ absolute maximum ratings must be observed.
5. Human Body Model (HBM): $R=1500 \Omega, C=100 p F$.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Power Supply ${ }^{(7)}$ | VCC_H_n, VCCn, V ${ }_{\text {cc }}$ | 1.65 | 3.60 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | Host Port | 0 | 3.6 | V |
|  |  | Card Port | 0 | 3.6 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | Host Port | 0 | 3.6 | V |
|  |  | Card Port | 0 | 3.6 | V |
|  |  | Host Port I/O Pin | 0 | VCC_H_n +0.3V | V |
|  |  | Card Port I/O Pin | 0 | $\mathrm{VCCn}+0.3 \mathrm{~V}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature, Free Air |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| dt/dV | Input Edge Rate | RST and CLK |  | 10 | ns/V |
| $\Theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance |  |  | 52.1 | C/W |

## Notes:

6. All unused inputs and input/outputs must be held at their respective $\mathrm{V}_{\mathrm{Cc}}$ or GND.
7. $\mathrm{V}_{\mathrm{CC}}$ must always be equal to, or greater than, $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$.

DC Electrical Characteristics
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; pins $\mathrm{I} / \mathrm{O} \_1, \mathrm{I} / \mathrm{O} \_2, \mathrm{I} / \mathrm{O} \_\mathrm{H} \_1, \mathrm{I} / \mathrm{O} \_\mathrm{H} \_2$ (open drain).

| Symbol | Parameter | Conditions | $\mathrm{V}_{\text {cc_H_n }}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{ccn}}(\mathrm{V})$ | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH_host }}$ | High-Level Input Voltage | Data Inputs of Host Interface | 1.65-3.60 | 1.65-3.60 | $\begin{gathered} \mathrm{V}_{\mathrm{CC} \_\mathrm{H} \text { _ }} \\ -0.4 \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {IH_card }}$ |  | Data Inputs of Card Interface | 1.65-3.60 | 1.65-3.60 | $\mathrm{V}_{\mathrm{CCn}}-0.4$ |  |  | V |
| $\mathrm{V}_{\text {IL_host }}$ | Low-Level Input Voltage | Data Inputs of Host Interface | 1.65-3.60 | 1.65-3.60 |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IL_card }}$ |  | Data Input of Card Interface | 1.65-3.60 | 1.65-3.60 |  |  | $\begin{aligned} & 0.15 x \\ & \mathrm{~V}_{\mathrm{CCn}} \end{aligned}$ | V |
| $\mathrm{V}_{\text {OH_host }}$ | High-Level Output Voltage | $\mathrm{IOH}=-20 \mu \mathrm{~A}$ | 1.65-3.60 | 1.65-3.60 | $\begin{gathered} 0.67 x \\ \mathrm{~V}_{\text {CC_H_n }} \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {OH_card }}$ |  | $\mathrm{IOH}=-20 \mu \mathrm{~A}$ | 1.65-3.60 | 1.65-3.60 | $\begin{gathered} 0.67 \mathrm{x} \\ \mathrm{~V}_{\mathrm{CCn}} \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {OL_host }}$ | Low-Level Output Voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 1.65-3.60 | 1.65-3.60 |  |  | 0.05 | V |
| $\mathrm{V}_{\text {OL_card }}$ |  | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 1.65-3.60 | 1.65-3.60 |  |  | 0.05 | V |
| Vol_host | Low-Level Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.100 \mathrm{~V} \end{aligned}$ | 1.65-3.60 | 1.65-3.60 |  |  | 0.15 | V |
| $\mathrm{V}_{\text {OL_card }}$ |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.100 \mathrm{~V} \end{aligned}$ | 1.65-3.60 | 1.65-3.60 |  |  | 0.15 | V |
| Vol_host | Low-Level Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.250 \mathrm{~V} \end{aligned}$ | 1.65-3.60 | 1.65-3.60 |  |  | 0.3 | V |
| $\mathrm{V}_{\text {OL_card }}$ |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.250 \mathrm{~V} \end{aligned}$ | 1.65-3.60 | 1.65-3.60 |  |  | 0.3 | V |
| $\mathrm{I}_{\text {OFF }}$ | Power-Off <br> Leakage Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 3.6 V Host and Card Sides | 3.60 | 0 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loz | 3-State Output Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{o}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \\ & \mathrm{EN}=\mathrm{GND} \end{aligned}$ <br> Host and Card Sides | 3.60 | 3.60 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZ }}$ | 3-State Output Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \\ & \mathrm{EN}=1 \end{aligned}$ <br> Host and Card Sides | 0 | 3.60 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {pull_up }}$ | Internal Pull-Up Resistor |  | 1.65-3.60 | 1.65-3.60 | 9 | 10 | 11 | $\mathrm{K} \Omega$ |

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; pins EN, CH_Swap.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  | 3.60 |  | 0.65 | V |
|  |  |  | 1.80 |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | 3.60 | 1.2 |  | V |
|  |  |  | 1.80 | 0.9 |  | V |
| IL | Input Leakage Current | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or GND, I/O Floating | 1.65-3.60 |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Increase in $\mathrm{I}_{\mathrm{cc}}$ per Pin | $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}$ | 3.60 |  | 12 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=0.9 \mathrm{~V}$ | 1.80 |  | 10 | $\mu \mathrm{A}$ |

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; pins RST_1, RST_2, RST_H_1, RST_H_2, CLK_1, CLK_2, CLK_H_1, CLK_H_2.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\text {CC_H_n }}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{ccn}}(\mathrm{V})$ | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  | $1.65-3.60$ | 1.65-3.60 |  |  | $\begin{gathered} 0.35 \mathrm{x} \\ \mathrm{~V}_{\mathrm{CC} \_\mathrm{H} \_\mathrm{n}} \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | $1.65-3.60$ | 1.65-3.60 | $\begin{gathered} 0.65 \mathrm{x} \\ \mathrm{~V}_{\mathrm{CC} \_\mathrm{H} \_\mathrm{n}} \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-Level Output Voltage | $\mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}$ | $1.65-3.60$ | 1.65-3.60 |  |  | $\begin{gathered} 0.12 \mathrm{x} \\ \mathrm{~V}_{\mathrm{CCn}} \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{IOH}=-20 \mu \mathrm{~A}$ | $1.65-3.60$ | 1.65-3.60 | $\begin{aligned} & 0.65 \mathrm{x} \\ & \mathrm{~V}_{\mathrm{cCn}} \end{aligned}$ |  |  | V |
| 1 | Input Leakage Current | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or GND | $1.65-3.60$ | 3.60 |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| loff | Power-Off Leakage Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 3.6 V | 3.60 | 0 |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Oz }}$ | 3-State Output Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \\ & \mathrm{EN}=\mathrm{GND} \end{aligned}$ | 3.60 | 3.60 |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \\ & \mathrm{EN}=1 \end{aligned}$ | 0 | 3.60 |  |  | $\pm 1$ |  |
| $I_{\text {cc }}$ | Quiescent Supply Current | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \\ & \mathrm{l}_{\mathrm{O}}=0, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{I} / \mathrm{O} \text { Floating } \end{aligned}$ | $1.65-3.60$ | 1.65-3.60 |  |  | 3 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ccz }}$ | Power-Down Supply Current | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\mathrm{Cc}} \text { or GND; } \\ & \mathrm{I}_{0}=0, \mathrm{EN}=\mathrm{GND} \end{aligned}$ | $1.65-3.60$ | 1.65-3.60 |  |  | 3 | $\mu \mathrm{A}$ |
| R onPs | Power Switch On Resistance, EN=1 | $\mathrm{I}_{\mathrm{ON}}=50 \mathrm{~mA}$, <br> VCCn to VCC_Cardn | $1.65-3.60$ | $1.65-3.60$ |  | 0.5 | 0.8 | $\Omega$ |
| $\mathrm{R}_{\text {OFPS }}$ | Power Switch OFF <br> Resistance, EN=0 | CH_Swap=0 and <br> $1, \bar{V}_{C C 1 / 2}=3.3 \mathrm{~V}$ | $1.65-3.60$ | 1.80-3.60 |  | 50 |  | $\mathrm{M} \Omega$ |

## AC Characteristics

## Card Port (RST, CLK)

Unless otherwise specified, output load: $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{M} \Omega ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{C}}=1.65 \mathrm{~V}$ to 3.60 V .

| Symbol | Parameter | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time Card Port ${ }^{(8,10)}$ | 1 | 5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time Card Port ${ }^{(9,10)}$ | 1 | 5 | ns |

## Notes:

8. See Figure 5.
9. See Figure 6.
10. $t_{r}, t_{f}$ guaranteed by characterization; not production tested.

## Host and Card Port (I/O Only)

Unless otherwise specified, output load: $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{M} \Omega$, and open-drain outputs; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CCn}}=1.65 \mathrm{~V}$ to 3.60 V ; and $\mathrm{V}_{\mathrm{CC} \_\mathrm{H} \mathrm{n}}=1.65 \mathrm{~V}$ to 3.60 V .

| Symbol | Conditions | Parameter | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}{ }^{(8,10)}$ | Open Drain Inputs with $500 \mu \mathrm{~A} \mathrm{I}_{\text {SINK }}{ }^{(10)}$ | Output Rise Time Card Port (10\%-90\%) | 200 | 500 | ns |
| $\mathrm{t}_{\mathrm{f}}{ }^{(9,10)}$ |  | Output Fall Time Card Port (90\%-10\%) | 2.5 | 4.0 | ns |
| $\mathrm{t}_{\mathrm{r}}{ }^{(8,10)}$ |  | Output Rise Time Host Port (10\%-90\%) | 200 | 500 | ns |
| $\mathrm{tf}^{(9,10)}$ |  | Output Fall Time Host Port (90\%-10\%) | 2 | 3 | ns |

$\mathrm{V}_{\text {CC_H_n }}=1.65 \mathrm{~V}$ to $3.60 \mathrm{~V}^{(13)}$
Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CCn}}=1.65 \mathrm{~V}$ to 3.60 V .

| Symbol | CH_Swap | Direction | Path | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {swap }}$ | $\mathrm{HL}, \mathrm{LH}$ | Host $\rightarrow$ Card | RST, CLK, I/O and Power Switches | 130 | 400 | ns |

## Notes:

11. $\mathrm{t}_{\text {swap }}$ is the time required for the $\mathrm{CH}_{\text {_ }}$ Swap pin to swap host to SIM slot connections.
12. The I/O pin swap time assumes a push / pull driver; otherwise, the rise time (RC time constant) of an open-drain driver masks the actual I/O pin switch time.
13. The power switch swap time assumes no decoupling capacitors on the VCC_Card pins.

## Maximum Frequency

Unless otherwise specified, CLK (Host to Card), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and card port $\mathrm{V}_{\mathrm{CCn}}=1.65 \mathrm{~V}$ to 3.60 V .

| Host Port: V Cc_H_n | CH_Swap | Minimum | Unit |
| :---: | :---: | :---: | :---: |
| 1.6 V to 3.6 V | 1 | 30 | MHz |
|  | 0 | 30 |  |

## Note:

14. Maximum frequency is guaranteed but not tested.

## Power Dissipation Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Typical | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}-\mathrm{H}_{\mathrm{n}}}=\mathrm{V}_{\mathrm{CCn}}=\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$, <br> $\mathrm{CH}_{-}$Swap $=1$, CLK1 and CLK2 Switching at 5 MHz | 23 | pF |

## Test Diagrams



Figure 3. Test Circuit

Table 1. AC Test Conditions

| $\mathbf{V}_{\text {cco }}$ | $\mathbf{C 1}$ | $\mathbf{R 1}$ |
| :---: | :---: | :---: |
| $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 30 pF | $1 \mathrm{M} \Omega$ |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 30 pF | $1 \mathrm{M} \Omega$ |
| $3.3 \pm 0.3 \mathrm{~V}$ | 30 pF | $1 \mathrm{M} \Omega$ |



Figure 4. Input Edge Rates for RST and CLK
Notes:
15. Input $t_{R}=t_{F}=2.0 \mathrm{~ns}, 10 \%$ to $90 \%$ at $V_{l}=2.5 \mathrm{~V}$.
16. Input $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$ at $\mathrm{V}_{\mathrm{I}}=2.5 \mathrm{~V}$.


Figure 6. Active Output Fall Time

## Application Information

Figure 8 illustrates an FXLA2203 used in a dual-mode / dual-SIM application. The FXLA2203 does not contain any internal LDOs. Instead, the FXLA2203 architecture
incorporates two low-R $\mathrm{R}_{\mathrm{ON}}$ internal power switches for routing existing Power Management Integrated Circuit (PMIC) LDOs to individual SIM slot VCC pins.


Figure 8. Typical Dual-Mode Application

## CH_Swap Truth Table

CH_Swap controls simultaneous communication between Host 1 or Host 2, and either SIM Card according to Table 2 - Dual-Mode, Dual-SIM Truth Table. Either host can swap SIM slots (130ns typical)

Figure 9. CH _Swap
with the assertion of the $\mathrm{CH}_{\text {_Swap }}$ pin. This simple solution is faster and less complicated than SPI or $\mathrm{I}^{2} \mathrm{C}$ communication protocols.


Table 2. Dual-Mode, Dual-SIM Truth Table

| Enable | CH_SWAP | Configuration |
| :---: | :---: | :---: |
| 1 | 1 | Host $1 \rightarrow$ SIM Slot 1 |
| 1 | 1 | Host 2 $\rightarrow$ SIM Slot 2 |
| 1 | 0 | Host $1 \rightarrow$ SIM Slot 2 |
| 1 | 0 | Host 2 $\rightarrow$ SIM Slot 1 |

## Voltage Translation Description

The FXLA2203 provides full voltage translation, or level shifting, from $1.65 \mathrm{~V}-3.6 \mathrm{~V}$ between Host 1 or Host 2 and either SIM card (according to Table 3). The host sides reference $\mathrm{V}_{\mathrm{CC} \text { _H_1 }}$ and $\mathrm{V}_{\mathrm{CC} \text { _H_2 }}$, respectively, while each SIM slot references the external PMIC LDO voltage level determined by the CH_Swap pin. This
architecture offers a flexible solution for problematic $\mathrm{V}_{\mathrm{cc}}$ domain disagreements. For example, if Host 1 operates at 1.65 V and Host 2 operates at 2.5 V , while slot 1 is populated with a 3.0 V SIM card and slot 2 is populated with a 1.8 V SIM card, the FXLA2203 provides seamless voltage translation across all four $\mathrm{V}_{\mathrm{CC}}$ domains.



CH_Swap $=0$

Figure 10. Voltage Translation

Table 3. Translation Truth Table

| Enable | CH_Swap | SIM Slot $\mathbf{1}$ Voltage Levels | SIM Slot 2 Voltage Levels |
| :---: | :---: | :---: | :---: |
| 1 | 1 | PMIC LDO1 / $\mathrm{V}_{\mathrm{CC} 1}$ | PMIC LDO2 / $\mathrm{V}_{\mathrm{CC} 2}$ |
| 1 | 0 | PMIC LDO2 / $\mathrm{V}_{\mathrm{CC} 2}$ | PMIC LDO1 / $\mathrm{V}_{\mathrm{CC} 1}$ |

## Note:

17. $\mathrm{V}_{\mathrm{CC}}$ must always be greater than or equal to $(\geq) \mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$.

## I/O Pin Function

The ISO7816-3 specification, which governs the SIM card physical layer requirements, identifies the I/O pin as a bi-directional open-drain pin. To provide autodirection for the I/O pin, the FXLA2203 architecture (Figure 11) implements two series NpassGates and two dynamic drivers. This hybrid architecture is highly beneficial in a SIM card interface.


Figure 11. I/O Pin Functional Diagram
The hybrid bi-directional I/O channel contains two series NpassGates and two dynamic drivers. This architecture allows auto-direction functionality without the need for a direction pin from either the host or the SIM card and accomplishes an automatic change in direction without the presence of an edge.

Due to open-drain technology, hosts and SIM cards do not use push-pull drivers on the I/O pin. Logic LOWs are pulled down ( $\mathrm{I}_{\text {sink }}$ ), while logic HIGHs are "let go" (3state). During a logic LOW on the I/O pin, both series NpassGates are turned on and act like a very low resistive short between the host and the SIM card. When the host or card lets go of a previously held LOW on the I/O pin, the rise time is largely determined by the RC time constant, where $R$ is the internal pull-up resistor ( $10 \mathrm{~K} \Omega$ ) and C is the I/O signal trace capacitance. The FXLA2203 acts as a very low resistive short between the host and SIM card (during a LOW) until either of the port's $\mathrm{V}_{\mathrm{CC} / 2}$ thresholds are reached. After the RC time constant has reached the $\mathrm{V}_{\mathrm{cc} / 2}$ threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the CH 2 waveform (blue) of Figure 12. Effectively, two distinct slew rates appear in the rise time. The first slew rate (slower) is the RC time constant of the I/O signal trace. The second slew rate (faster) is the dynamic driver accelerating edge.

If both the host and card ports of the I/O pin are HIGH, a high-impedance path exists between the host and card ports because both of the series NpassGates are turned off. If a host or SIM card pulls the I/O pin LOW, that device's driver pulls down ( $I_{\text {sink }}$ ) the I/O pin until the HIGH-to-LOW (HL) edge reaches the host or card port's $\mathrm{V}_{\mathrm{CC} / 2}$ threshold. When either the host or card port
threshold is reached, the port's edge detectors trigger both dynamic drivers to drive their ports in the HIGH-toLOW (HL) direction, accelerating the falling edge.


Figure 12. Scope Shot of I/O and Clock Signals CH1: CLK Pin (Yellow), CH2: I/O PIN (Blue) Driven by the FXLA2203

## Activation / Deactivation

To ensure the SIM card electrical circuits do not activate before the contacts of the SIM card are mechanically connected, ISO7816-3 2006 mandates the activation sequence of events described in Figure 13. The FXLA2203 provides full transparency to the activation timing between host and SIM card.


Figure 13. Activation Timing (ISO 7816-3 2006)
To ensure the SIM card electrical circuits properly deactivate before the contacts of the SIM card are mechanically connected, ISO7816-3 2006 mandates the sequence of events described in Figure 14 The FXLA2203 provides full transparency to the deactivation timing between host and SIM card.


Figure 14. Deactivation (ISO 7816-3 2006)

## Power-Up / Power-Down Sequence

Table 4. Power Supply Pins

| Pin | Name | Function |
| :---: | :---: | :---: |
| 1 | VCC | EN and CH_Swap Supply |
| 2 | VCC_H_1 | Host 1 Supply |
| 3 | VCC_H_2 | Host 2 Supply |
| 4 | VCC1 | Power Switch 1 Input |
| 5 | VCC2 | Power Switch 2 Input |

The $\mathrm{V}_{\mathrm{Cc}}$ host power sequencing is non preferential; however, $\mathrm{V}_{\mathrm{CC}}$ must be higher or equal to $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$. The Enable pin must be LOW while $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ ramp up to valid supply voltages or ramp down to 0 V .

A pull-up resistor tying enable to ground should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power up or power down. The size of the pull-up resistor is based upon the current sinking capability of the device driving the Enable pin.


Figure 15. Power-Up Sequencing

## Notes:

18. $\mathrm{A}=\mathrm{VCC}$ becomes a valid voltage, $\mathrm{EN}=\mathrm{LOW}$.
19. $B=V C C 1$, VCC2, and VCC_H_n become valid voltages, EN=LOW.
20. C=FXLA2203 enabled (EN goes HIGH), ready for activation (ISO7816-3).

Recommended power-up sequence (see Figure 15):

1. Apply power to VCC.
2. Assert EN LOW (FXLA2203 disabled).
3. Apply power to VCC1, VCC2, VCC_H_1, and VCC_H_2.
4. Assert EN HIGH (FXLA2203 enabled).
5. Begin activation timing (Figure 13).

Recommended power-down sequence (see Figure 16):

1. Complete deactivation timing (Figure 14).
2. Assert EN LOW (FXLA2203 disabled).
3. Ramp down power to VCC1, VCC2, VCC_H_1, and VCC_H_2.
4. Once VCC1 and VCC2 are OFF, ramp down VCC.


Figure 16. Power-Down Sequencing

## Notes:

21. $A=$ Disable FXLA2203, bring EN LOW.
22. $B=$ Ramp down VCC1, VCC2, and VCC_H_n.
23. C=Ramp down VCC once VCC1 and VCC2 are off.

Operation Description
Table 5. Power Supply Pins

| Pin | Name | Function |
| :---: | :---: | :---: |
| 6 | VCC | EN and CH_Swap Supply |
| 7 | VCC_H_1 | Host 1 Supply |
| 8 | VCC_H_2 | Host 2 Supply |
| 9 | VCC1 | Power Switch 1 Input |
| 10 | VCC2 | Power Switch 2 Input |

The control pins EN and CH_Swap reference $\mathrm{V}_{\mathrm{Cc}}$. $\mathrm{V}_{\mathrm{CC}}$ can range from 1.65 V to $3.6 \overline{\mathrm{~V}}$ and is independent from the other four power pins; however, $\mathrm{V}_{\mathrm{Cc}}$ must always be higher or equal to VCC1 and VCC2.

VCC_Host_1 and VCC_Host_2 can independently range from 1.65 V to 3.6 V and are the power supply pins for their respective host-side interfaces; including RST, I/O, and CLK.

VCC1 and VCC2 can independently range from 1.65 V to 3.6 V and are the inputs to the internal power switches. VCC1 and VCC2 should be connected to external PMIC LDOs. Depending on the logic state of the CH_Swap and EN control pins, the external LDOs are routed through the two power switches to either VCC_Card1 or VCC_Card2 (see Table 6). Meanwhile, CH_Swap also routes the host (1 or 2) signal pins; RST, I/O, and CLK to the SIM Slot side (1 or 2). See section "SIM Slot Signals: Active vs. 3-State" for details. The voltage reference of each SIM slot is determined by the LDO voltage assigned to that SIM slot.

RST and CLK are unidirectional pins always going in the SIM slot direction. I/O is a bi-directional, open drain pin. Internal $10 \mathrm{~K} \Omega$ pull-up resistors are provided.

The ISO7816 standard identifies an algorithm that allows a Host device to auto-detect the operating voltage of a SIM card. The algorithm is called "class selection" and the FXLA2203 is 100\% transparent to class selection.

If VCC1 and VCC_H_1 share the same voltage potential; these two pins can be tied together. Likewise, if VCC2 and VCC_H_2 share the same voltage
potential, these two pins can be tied together. Under these conditions, and once $\mathrm{CH}_{3}$ Swap has been established, the host can power up or down the SIM card along with the FXLA2203 host side solely by the LDO voltage. This feature is a convenient method for conserving power. Note that $\mathrm{V}_{\mathrm{Cc}}$ must always remain equal to or greater than $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$.
The FXLA2203 I/O pins must be driven by open-drain drivers on the host sides and the card sides.

## SIM Slot Power Switch Truth Table

If $\mathrm{EN}=1$ and $\mathrm{CH}_{\mathbf{\prime}}$ Swap=1; then the $\mathrm{V}_{\mathrm{CC}}$ of SIM Slot 1 (VCC_Card_1) tracks the VCC1 voltage (ext. LDO), while the $\mathrm{V}_{\mathrm{CC}}$ of SIM Slot 2 (VCC_Card_2) tracks the VCC2 voltage (ext. LDO). If $\mathrm{EN}=1$ and $\mathbf{C H}$ Swap $=0$; then the $\mathrm{V}_{\mathrm{cc}}$ of SIM Slot 1 (VCC_Card_1) tracks the VCC2 voltage (ext. LDO), while the VCC of SIM Slot 2 (VCC_Card_2) tracks the VCC1 voltage (ext. LDO). See Table 7. Note that $\mathrm{V}_{\mathrm{Cc}}$ must be $\geq \mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$.

## SIM Slot Signal Truth Table

If $\mathrm{EN}=1$ and CH Swap=1, the Host 1 Input signal pins (CLK_H_1, RST_H_1, and I/O_H_1) are translated to the SIM Slot 1 output signal pins (CLK_1, RST_1, and I/O_1). The VCC1 voltage (ext. LDO) sets the voltage levels of CLK_1, RST_1, and I/O_1. Host 2 input signal pins (CLK_H_2, RST_H_2, and I/O_H_2) are translated to the SIM Slot 2 output signal pins (CLK_2, RST_2, and I/O_2). The VCC2 (ext. LDO) voltage sets the voltage levels of CLK_2, RST_2 and I/O_2.

If $\mathrm{EN}=1$ and CH Swap $=0$, the Host 1 input signal pins (CLK_H_1, RST_H_1 and I/O_H_1) is translated to the SIM Slot 2 output signal pins (CLK_2, RST_2, and I/O_2). The VCC1 voltage (ext. LDO) sets the voltage levels of CLK_2, RST_2, and I/O_2. Host 2 input signal pins (CLK_H_2, RST_H_2, and I/O_H_2) are translated to the SIM Slot 1 output signal pins (CLK_1, RST_1, and I/O_1). The VCC2 (ext. LDO) voltage sets the voltage levels of CLK_1, RST_1, and I/O_1.

Table 6. Power Switch Truth Table

| VCC1 | VCC2 | EN | CH_Swap | VCC_Card 1 | VCC_Card 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \mathrm{~V}-3.6 \mathrm{~V}$ | $0 \mathrm{~V}-3.6 \mathrm{~V}$ | 1 | 1 | VCC1 | VCC2 |
| $0 \mathrm{~V}-3.6 \mathrm{~V}$ | $0 \mathrm{~V}-3.6 \mathrm{~V}$ | 1 | 0 | VCC2 | VCC1 |

Table 7. Signal Truth Table

| EN | CH_Swap | SIM SLOT 1 | SIM Slot 2 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | CLK_H_1, RST_H_1, and I/O_H_1 | CLK_H_2, RST_H_2, and I/O_H_2 |
| 1 | 0 | CLK_H_2, RST_H_2, and I/O_H_2 | CLK_H_1, RST_H_1, and I/O_H_1 |

## SIM Slot Signals: Active vs. 3-State

The individual SIM slot signals (CLK, RST, and I/O) are active only if the appropriate VCCn and VCC_H_n supplies are active $(1.65 \mathrm{~V}-3.6 \mathrm{~V})$.

For example, if EN=1 and CH_Swap is 1, SIM Slot 1 signals (CLK_1, RST_1, and I/O_1) are active only if VCC1 and VCC_H_1 are both active ( $1.65 \mathrm{~V}-3.6 \mathrm{~V}$ ). VCC1 sets the voltage levels of CLK_1, RST_1, and I/O_1. If either VCC1 or VCC_H_1 is below 1.65 V , SIM Slot 1 signals (CLK_1, RST_1, and I/O_1) are high impedance. Likewise, SIM Slot 2 signals (CLK_2, RST_2, and I/O_2) are active only if both VCC2 and VCC_H_2 are active ( $1.65 \mathrm{~V}-3.6 \mathrm{~V}$ ). VCC2 sets the voltage levels of CLK_2, RST_2, and I/O_2.

If EN=1 and CH_Swap is 0 , SIM Slot 1 (CLK_1, RST_1, and I/O_1) signals are active only if VCC2 and VCC_H_2 are active ( $1.65 \mathrm{~V}-3.6 \mathrm{~V}$ ). VCC2 sets the voltage levels of CLK_1, RST_1, and I/O_1. Likewise, SIM Slot 2 signals (CLK_2, RST_2, and I/O_2) are active only if both VCC1 and VCC_H_1 are active ( $1.65 \mathrm{~V}-3.6 \mathrm{~V}$ ). VCC1 sets the voltage levels of CLK_2, RST_2, and I/O_2.

For a complete listing of all the possible power switch and signal combinations, see Table 8.

Table 8. Complete Power Switch and Signal Truth Table

|  | Inputs |  |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Condition | VCC | EN | CH_SWAP | VCC_H_1 | VCC_H_2 | VCC1 | VCC2 | $\begin{gathered} \text { CLK_1, } \\ \text { RST_1, } \\ \text { I/O } 1 \end{gathered}$ | CLK_2, RST_2, I/O 2 | VCC_Card1 | VCC_Card2 |
| 1 | OFF | X | X | X | X | OFF | OFF | Z | Z | OFF | OFF |
| 2 | ON | L | X | X | X | X | X | Z | Z | Z | Z |
| 3 | ON | H | 1 | OFF | OFF | OFF | OFF | Z | Z | OFF | OFF |
| 4 | ON | H | 1 | OFF | OFF | ON | OFF | Z | Z | ON | OFF |
| 5 | ON | H | 1 | OFF | OFF | OFF | ON | Z | Z | OFF | ON |
| 6 | ON | H | 1 | OFF | OFF | ON | ON | Z | Z | ON | ON |
| 7 | ON | H | 1 | OFF | ON | OFF | OFF | Z | Z | OFF | OFF |
| 8 | ON | H | 1 | OFF | ON | ON | OFF | Z | Z | ON | OFF |
| 9 | ON | H | 1 | OFF | ON | OFF | ON | Z | A | OFF | ON |
| 10 | ON | H | 1 | OFF | ON | ON | ON | Z | A | ON | ON |
| 11 | ON | H | 1 | ON | OFF | OFF | OFF | Z | Z | OFF | OFF |
| 12 | ON | H | 1 | ON | OFF | ON | OFF | A | Z | ON | OFF |
| 13 | ON | H | 1 | ON | OFF | OFF | ON | Z | Z | OFF | ON |
| 14 | ON | H | 1 | ON | OFF | ON | ON | A | Z | ON | ON |
| 15 | ON | H | 1 | ON | ON | OFF | OFF | Z | Z | OFF | OFF |
| 16 | ON | H | 1 | ON | ON | ON | OFF | A | Z | ON | OFF |
| 17 | ON | H | 1 | ON | ON | OFF | ON | Z | A | OFF | ON |
| 18 | ON | H | 1 | ON | ON | ON | ON | A | A | ON | ON |
| 19 | ON | H | 0 | OFF | OFF | OFF | OFF | Z | Z | OFF | OFF |
| 20 | ON | H | 0 | OFF | OFF | ON | OFF | Z | Z | OFF | ON |
| 21 | ON | H | 0 | OFF | OFF | OFF | ON | Z | Z | ON | OFF |
| 22 | ON | H | 0 | OFF | OFF | ON | ON | Z | Z | ON | ON |
| 23 | ON | H | 0 | OFF | ON | OFF | OFF | Z | Z | OFF | OFF |
| 24 | ON | H | 0 | OFF | ON | ON | OFF | Z | Z | OFF | ON |
| 25 | ON | H | 0 | OFF | ON | OFF | ON | A | Z | ON | OFF |
| 26 | ON | H | 0 | OFF | ON | ON | ON | A | Z | ON | ON |
| 27 | ON | H | 0 | ON | OFF | OFF | OFF | Z | Z | OFF | OFF |
| 28 | ON | H | 0 | ON | OFF | ON | OFF | Z | A | OFF | ON |
| 29 | ON | H | 0 | ON | OFF | OFF | ON | Z | Z | ON | OFF |
| 30 | ON | H | 0 | ON | OFF | ON | ON | Z | A | ON | ON |
| 31 | ON | H | 0 | ON | ON | OFF | OFF | Z | Z | OFF | OFF |
| 32 | ON | H | 0 | ON | ON | ON | OFF | Z | A | OFF | ON |
| 33 | ON | H | 0 | ON | ON | OFF | ON | A | Z | ON | OFF |
| 34 | ON | H | 0 | ON | ON | ON | ON | A | A | ON | ON |

## Notes:

24. $\mathrm{ON}=1.65 \mathrm{~V}-3.6 \mathrm{~V}$.
25. $\mathrm{OFF}=$ Powered down or OV .
26. $X=$ Don't Care.
27. $V_{C C} \geq V_{C C 1}$ and $V_{C C 2}$.

## Physical Dimensions



RECOMMENDED LAND PATTERN

NOTES
NOTES
A. NO JEDEC STANDARD APPLIES
A. NO JEDEC STANDARD APPLIES
B. DIMENSIONS ARE IN MILLIIETERS.
B. DIMENSIONS ARE IN MILLIIETERS.
DIMENSIONS AND TOLERANCES PER
DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994
ASME Y14.5M, 1994

Figure 17. 24-Terminal $2.5 \mathrm{~mm} \times 3.4 \mathrm{~mm}$ Ultrathin Molded Leadless Package (UMLP)
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

For current tape and reel specifications, visit Fairchild Semiconductor's online packaging area: http://www.fairchildsemi.com/packaging/MicroMLP24_TNR.pdf.
FAIRCHID SEMICONDUCTORRESERVES THE RIGHT TO MAKE CHANGES WTHOUT FURTHER NOTCE TO ANY PRODUCTS HEREIN TOIMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHID DOES NOT ASSUME ANY UABIUTY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT ORCIRCUIT DESCRIBED HEREIN: NEITHERDOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDMDE TERMS AND CONDITIONS, SPECIFICALY THE WARRANTY THEREIN, WHCH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S FRODUCTS ARE NOT AUTHORIZEDFORUSE AS CRITICAL COMPONENTS IN UFE SUPPORT DEVICES OR SYSTEMS WTHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Antr-Counterfeiting Policy is also stated on our extemal website, hawefairchildsemi .oom, under Sales Support.
Counterfeiting of semioonductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience mary problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the prolferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy ether from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fainchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address ary warranty issues that may arise. Fainchild will not provide any warranty coverage or other assistance for parts bought from Unauthonized Sources. Fairchild is corrmited to combat this global problem and enoourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.
PRODUCT STA TUS DEFINITIONS
Definition of Terms

| Datas heet Identification | Product Status |  |
| :---: | :---: | :--- |
| Advance Information | Formative / <br> In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |

