

March 2011

# FXLA2203 Dual-Mode, Dual-SIM-Card Level Translator

### **Features**

- Easy-to-Use "Single Pin" SIM Card Swap Control
- Channel Swap Time: 130ns (Typical)
- Simultaneous Dual-Mode, Dual-SIM Communication
- Host Ports: 1.65V to 3.6V Voltage Translation
- Card Ports: 1.65V to 3.6V Voltage Translation
- Leverages the Presence of Existing PMIC LDOs
- ISO7816 Compliant
- Power Switch R<sub>ON</sub>: 0.5Ω (Typical)
- Supports Class B 3V SIM / UIM Cards
- Supports Class C: 1.8V SIM / UIM Cards
- Non-Preferential Host V<sub>CC</sub> Power-Up Sequencing
- Activation / Deactivation Timing Compliant per ISO7816-03
- Internal Pull up Resistors for Bi-Directional I/O Pin
- Outputs Switch to 3-State if Host V<sub>CC</sub> at GND
- Power-Off Protection
- Packaged in 24-Terminal UMLP (2.5mm x 3.5mm)
- Direction Control Not Needed

### **Applications**

- Dual-Mode Dual-SIM Applications
- GSM, CDMA, WCDMA, TDSCDMA CDMA2000, 3G Cellular Phones
- Mobile TV: OMA BCAST

### Description

The FXLA2203 allows either two hosts to simultaneously communicate with two Subscriber Identity Modules (SIM), or two User Identity Modules (UIM). Dual Mode refers to the mobile phones that are compatible with more than one form of data transmission or network (such as GSM, CDMA, WCDMA, TDSCDMA, or CDMA2000), resulting in a dual-baseband processor configuration. In a dual-mode application, the FXLA2203 host ports interface directly with the baseband processors (see Figure 8).

The bi-directional I/O open-drain channel features auto-direction and internal  $10 \mathrm{K}\Omega$  pull-up resistors. RST and CLK provide unidirectional translation from host to card only.

Either host can swap SIM slots with the assertion of a single control pin: CH\_Swap. The typical channel swap time is 130ns.

The FXLA2203 does not contain internal Low Dropout Regulator (LDOs). Instead, the FXLA2203 architecture incorporates two low- $R_{\rm ON}$  internal power switches for routing existing PMIC (Power Management Integrated Circuit) LDOs to individual SIM slots. This reduces overall system power, leverages existing LDO system resources, and aligns with the philosophy that centralizing LDOs in the PMIC facilitates power management. Since the FXLA2203 does not block the LDO function to the SIM card, existing activation / deactivation timing transparency is maintained between Hosts, PMICs, and SIM cards.

The device allows voltage translation from as high as 3.6V to as low as 1.65V. Each port tracks its own port power supply.

## **Ordering Information**

Part Number	Operating Temperature Range	Package	Packing Method
FXLA2203UMX	-40 to 85°C	24-Terminal, 2.5mm x 3.4mm Ultrathin Molded Leadless Package (UMLP), 0.4mm Pitch	Tape and Reel

## **Block Diagram**




Figure 1. Block Diagram

- $V_{CC}$  must always be greater than or equal to ( $\geq$ )  $V_{CC1}$  and  $V_{CC2}$ . Hybrid driver explained in detail in Figure 11 I/O Pin Functional Diagram.
- See Table 2 for CH\_Swap truth table.

# **Pin Configuration**




Figure 2. Pin Configuration (Top Through View)

## **Pin Definitions**

Pin#	Name	Signal	Description
1	NC	NC	No Connection
2	VCC1	I	Power Supply 1 Input: Coming from PMIC 1 LDO
3	VCC_Card1	0	Power Output for Card Slot 1
4	GND	GND	Ground
5	VCC_Card2	0	Power Output for Card Slot 2
6	VCC2	I	Power Supply 2 Input: Coming from PMIC 2 LDO
7	RST_2	0	Reset Output to Card Slot 2
8	I/O_2	I/O	Data I/O for Card Slot 2; Open Drain
9	CLK_2	0	Clock Output to Card Slot 2
10	CLK_H_2	I	Clock Input of Host Interface 2
11	RST_H_2	I	Reset Input of Host Interface 2
12	I/O_H_2	I	Data I/O of Host Interface 2; Open Drain
13	VCC_H_2	Supply	Power Supply of Host Interface 2
14	GND	GND	Ground
15	V <sub>CC</sub>	Supply	Power Supply of Control Pins: EN and CH_Swap
16	EN	1	GPIO Enable. LOW disables both SIM card slots. HIGH enables both SIM card slots. Connect to $V_{\text{CC}}$ if not used. Default level after power up is LOW.
17	Ch_Swap	I	Channel Swap. "1" host 1 to card slot 1, host 2 to card slot 2. "0" host 1 to card slot 2, host 2 to card slot 1. Connected to $V_{\rm CC}$ if not used. Default level after power up is LOW.
18	VCC_H_1	Supply	Power Supply of Host Interface 1
19	I/O_H_1	I/O	Data I/O of Host Interface 1; Open Drain
20	RST_H_1		Reset Input of Host Interface 1
21	CLK_H_1	I	Clock Input of Host Interface 1
22	CLK_1	0	Clock Output to Card Slot 1
23	I/O_1	I/O	Data I/O for Card Slot 1; Open Drain
24	RST_1	0	Reset Output to Card Slot 1

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Conditions	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltag	je	VCC_H_n, VCCn, and V <sub>CC</sub>	-0.5	4.6	V
\/	DC Input Volt	000	Host Ports and Card Ports	-0.5	4.6	V
$V_{IN}$	DC Input Volt	aye	Control Input (EN and CH_Swap)	-0.5	4.6	V
			Output 3-State	-0.5	4.6	
$V_{O}$	Output Voltag	le <sup>(4)</sup>	Output Active (Host Port)	-0.5	V <sub>CC</sub> +0.5	V
			Output Active (Card Port)	-0.5	V <sub>CC</sub> +0.5	
I <sub>IK</sub>	DC Input Diode Current		V <sub>I</sub> <0V		-50	mA
	DC Output Diode Current		V <sub>0</sub> <0V		-50	т Л
I <sub>OK</sub>			V <sub>O</sub> >V <sub>CC</sub>		+50	mA
I <sub>OH</sub> /I <sub>OL</sub>	DC Output So	ource / Sink Current <sup>(4)</sup>		-50	+50	mA
I <sub>CC</sub>	DC V <sub>CC</sub> or Gr	ound Current (per Supply	Pin)		±100	mA
T <sub>STG</sub>	Storage Temp	perature Range		-65	+150	°C
P <sub>DISS</sub>	Power Dissipa	ation at 5MHz			0.57	W
	Electrostatic	Human Body Model,	Card Side Pins 3-5, 7-9, 14, 22-24	\	9	
ESD		lectrostatic JESD22-A114 <sup>(5)</sup>	All Other Pins		3	14/
	Discharge Capability	Charged Device Model,	Card Side Pins 3-5, 7-9, 14, 22-24		2	kV
	JESD22-C101		All Other Pins		2	

### Notes:

- 4. Io absolute maximum ratings must be observed.
- 5. Human Body Model (HBM):  $R=1500\Omega$ , C=100pF.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>CC</sub>	Power Supply <sup>(7)</sup>	VCC_H_n, VCCn, V <sub>CC</sub>	1.65	3.60	V
V	Input Voltage	Host Port	0	3.6	V
V <sub>IN</sub>	Input Voltage	Card Port	0	3.6	V
	Output Voltage	Host Port	0	3.6	V
\/		Card Port	0	3.6	V
V <sub>OUT</sub>		Host Port I/O Pin	0	VCC_H_n +0.3V	V
		Card Port I/O Pin	0	VCCn +0.3V	V
T <sub>A</sub>	Operating Temperature, Free Air		-40	+85	°C
dt/dV	Input Edge Rate	RST and CLK		10	ns/V
$\Theta_{JA}$	Junction-to-Ambient Thermal Resistance			52.1	C/W

- 6. All unused inputs and input/outputs must be held at their respective  $V_{CC}$  or GND.
- 7.  $V_{CC}$  must always be equal to, or greater than,  $V_{CC1}$  and  $V_{CC2}$ .

## **DC Electrical Characteristics**

 $T_A$ =-40°C to +85°C; pins I/O\_1, I/O\_2, I/O\_H\_1, I/O\_H\_2 (open drain).

Symbol	Parameter	Conditions	V <sub>CC_H_n</sub> (V)	V <sub>CCn</sub> (V)	Min.	Тур.	Max.	Unit
V <sub>IH_host</sub>	High-Level Input	Data Inputs of Host Interface	1.65 – 3.60	1.65 - 3.60	V <sub>CC_H_n</sub> -0.4			V
V <sub>IH_card</sub>	Voltage	Data Inputs of Card Interface	1.65 – 3.60	1.65 - 3.60	V <sub>CCn</sub> -0.4			V
V <sub>IL_host</sub>	Low-Level Input	Data Inputs of Host Interface	1.65 – 3.60	1.65 - 3.60			0.4	V
$V_{IL\_card}$	Voltage	Data Input of Card Interface	1.65 – 3.60	1.65 - 3.60			0.15 x V <sub>CCn</sub>	V
V <sub>OH_host</sub>	High-Level	I <sub>OH</sub> =-20μA	1.65 – 3.60	1.65 - 3.60	0.67 x V <sub>CC_H_n</sub>			V
$V_{OH\_card}$	Output Voltage	I <sub>OH</sub> =-20μA	1.65 – 3.60	1.65 - 3.60	0.67 x V <sub>CCn</sub>			V
V <sub>OL_host</sub>	Low-Level	I <sub>OL</sub> =1mA, V <sub>IL</sub> =0V	1.65 – 3.60	1.65 - 3.60			0.05	V
$V_{OL\_card}$	Output Voltage	I <sub>OL</sub> =1mA, V <sub>IL</sub> =0V	1.65 – 3.60	1.65 - 3.60			0.05	V
V <sub>OL_host</sub>	Low-Level	I <sub>OL</sub> =1mA, V <sub>IL</sub> =0.100V	1.65 – 3.60	1.65 - 3.60			0.15	V
V <sub>OL_card</sub>	Output Voltage	I <sub>OL</sub> =1mA, V <sub>IL</sub> =0.100V	1.65 – 3.60	1.65 - 3.60			0.15	V
V <sub>OL_host</sub>	Low-Level	I <sub>OL</sub> =1mA, V <sub>IL</sub> =0.250V	1.65 – 3.60	1.65 - 3.60			0.3	V
V <sub>OL_card</sub>	Output Voltage	I <sub>OL</sub> =1mA, V <sub>IL</sub> =0.250V	1.65 – 3.60	1.65 - 3.60			0.3	V
I <sub>OFF</sub>	Power-Off Leakage Current	V <sub>0</sub> =0V to 3.6V Host and Card Sides	3.60	0			±1.0	μΑ
I <sub>OZ</sub>	3-State Output Leakage	V <sub>O</sub> =0V or 3.6V, EN=GND Host and Card Sides	3.60	3.60			±1.0	μΑ
I <sub>OZ</sub>	3-State Output Leakage	V <sub>O</sub> =0V or 3.6V, EN=1 Host and Card Sides	0	3.60			±1.0	μA
R <sub>pull_up</sub>	Internal Pull-Up Resistor		1.65 – 3.60	1.65 - 3.60	9	10	11	ΚΩ

## **DC Electrical Characteristics**

 $T_A$ =-40°C to +85°C; pins EN, CH\_Swap.

Symbol	Parameter	Conditions	V <sub>cc</sub> (V)	Min.	Max.	Unit
V	Low-Level Input Voltage		3.60		0.65	٧
V <sub>IL</sub>	Low-Level Input voltage	1.80		0.45	>	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High Lavel Input Vallage		3.60	1.2		V
V <sub>IH</sub>	High-Level Input Voltage		1.80	0.9		V
ΙL	Input Leakage Current	V <sub>I</sub> =V <sub>CC</sub> or GND, I/O Floating	1.65 – 3.60		±1	μA
		V <sub>IN</sub> =1.8V	3.60		12	μA
'сст	Increase in I <sub>CC</sub> per Pin	V <sub>IN</sub> =0.9V	1.80		10	μA

## **DC Electrical Characteristics**

T<sub>A</sub>=-40°C to +85°C; pins RST\_1, RST\_2, RST\_H\_1, RST\_H\_2, CLK\_1, CLK\_2, CLK\_H\_1, CLK\_H\_2.

Symbol	Parameter	Conditions	$V_{CC\_H\_n}(V)$	V <sub>CCn</sub> (V)	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Low-Level Input Voltage		1.65 – 3.60	1.65 – 3.60			0.35 x V <sub>CC_H_n</sub>	V
$V_{IH}$	High-Level Input Voltage		1.65 – 3.60	1.65 – 3.60	0.65 x V <sub>CC_H_n</sub>			V
$V_{OL}$	Low-Level Output Voltage	I <sub>OL</sub> =20μA	1.65 – 3.60	1.65 – 3.60			0.12 x V <sub>CCn</sub>	V
V <sub>OH</sub>	High-Level Output Voltage	Ι <sub>ΟΗ</sub> =-20μΑ	1.65 – 3.60	1.65 – 3.60	0.65 x V <sub>CCn</sub>			V
l <sub>l</sub>	Input Leakage Current	V <sub>I</sub> =V <sub>CC</sub> or GND	1.65 – 3.60	3.60			±1	μA
I <sub>OFF</sub>	Power-Off Leakage Current	V <sub>O</sub> =0V to 3.6V	3.60	0			±1	μA
	3-State Output Leakage	V <sub>O</sub> =0V or 3.6V, EN=GND	3.60	3.60			±1	
I <sub>OZ</sub>		V <sub>O</sub> =0V or 3.6V, EN=1	0	3.60			±1	μA
I <sub>cc</sub>	Quiescent Supply Current	V <sub>I</sub> =V <sub>CC</sub> or GND; I <sub>O</sub> =0, EN=V <sub>CC</sub> , I/O Floating	1.65 – 3.60	1.65 – 3.60			3	μA
I <sub>CCZ</sub>	Power-Down Supply Current	V <sub>I</sub> =V <sub>CC</sub> or GND; I <sub>O</sub> =0, EN=GND	1.65 – 3.60	1.65 – 3.60			3	μA
R <sub>ONPS</sub>	Power Switch On Resistance, EN=1	I <sub>ON</sub> =50mA, VCCn to VCC_Cardn	1.65 – 3.60	1.65 – 3.60		0.5	0.8	Ω
R <sub>OFPS</sub>	Power Switch OFF Resistance, EN=0	CH_Swap=0 and 1, V <sub>CC1/2</sub> =3.3V	1.65 – 3.60	1.80 – 3.60		50		МΩ

### **AC Characteristics**

### Card Port (RST, CLK)

Unless otherwise specified, output load:  $C_L$ =30pF,  $R_L \ge 1M\Omega$ ;  $T_A$ =-40°C to +85°C;  $V_{CCn}$ =1.65V to 3.60V.

Symbol	Parameter		Max.	Unit
t <sub>r</sub>	Output Rise Time Card Port <sup>(8,10)</sup>	1	5	ns
t <sub>f</sub>	Output Fall Time Card Port <sup>(9,10)</sup>	1	5	ns

#### Notes:

- 8. See Figure 5.
- 9. See Figure 6.
- 10. t<sub>r</sub>, t<sub>f</sub> guaranteed by characterization; not production tested.

### Host and Card Port (I/O Only)

Unless otherwise specified, output load:  $C_L$ =30pF,  $R_L$ ≥1M $\Omega$ , and open-drain outputs;  $T_A$ =-40°C to +85°C;  $V_{CCn}$ =1.65V to 3.60V; and  $V_{CC}$  <sub>H n</sub>=1.65V to 3.60V.

Symbol	Conditions	Parameter	Тур.	Max.	Unit
$t_r^{(8,10)}$		Output Rise Time Card Port (10% - 90%)	200	500	ns
t <sub>f</sub> <sup>(9,10)</sup>	Open Drain Inputs with	Output Fall Time Card Port (90% - 10%)	2.5	4.0	ns
$t_r^{(8,10)}$	(10)	Output Rise Time Host Port (10% - 90%)	200	500	ns
t <sub>f</sub> <sup>(9,10)</sup>		Output Fall Time Host Port (90% - 10%)	2	3	ns

## $V_{CC_{-H_{-}n}}$ =1.65V to 3.60V<sup>(13)</sup>

Unless otherwise specified, T<sub>A</sub>=-40°C to +85°C and V<sub>CCn</sub>=1.65V to 3.60V.

Symbol	CH_Swap	Direction	Path	Тур.	Max.	Unit
t <sub>swap</sub>	HL, LH	Host → Card	RST, CLK, I/O and Power Switches	130	400	ns

#### Notes:

- 11. t<sub>swap</sub> is the time required for the CH\_Swap pin to swap host to SIM slot connections.
- 12. The I/O pin swap time assumes a push / pull driver; otherwise, the rise time (RC time constant) of an open-drain driver masks the actual I/O pin switch time.
- 13. The power switch swap time assumes no decoupling capacitors on the VCC\_Card pins.

### **Maximum Frequency**

Unless otherwise specified, CLK (Host to Card), T<sub>A</sub>=-40°C to +85°C, and card port V<sub>CCn</sub>=1.65V to 3.60V.

Host Port: V <sub>CC_H_n</sub>	CH_Swap	Minimum	Unit
4.0\/ += 0.0\/	1	30	MHz
1.6V to 3.6V	0	30	IVITZ

#### Note:

Maximum frequency is guaranteed but not tested.

### **Power Dissipation Capacitance**

 $T_{\Delta}$ =+25°C.

Symbol	Parameter	Conditions	Typical	Unit
$C_{\sf pd}$		V <sub>CC_H_n</sub> =V <sub>CCn</sub> =V <sub>CC</sub> =3.3V, V <sub>I</sub> =0V or V <sub>CC</sub> , CH_Swap=1, CLK1 and CLK2 Switching at 5MHz	23	pF

## **Test Diagrams**




Figure 3. Test Circuit

Table 1. AC Test Conditions

V <sub>cco</sub>	C1	R1
1.8V± 0.15V	30pF	1ΜΩ
$2.5\text{V} \pm 0.2\text{V}$	30pF	1ΜΩ
$3.3\pm0.3\text{V}$	30pF	1ΜΩ




Figure 4. Input Edge Rates for RST and CLK

Figure 5. Active Output Rise Time

- 15. Input  $t_R = t_F = 2.0$ ns, 10% to 90% at  $V_1 = 2.5$ V.
- 16. Input  $t_R = t_F = 2.5 \text{ ns}$ , 10% to 90% at  $V_I = 2.5 \text{ V}$ .




Figure 6. Active Output Fall Time

Figure 7. Maximum Data Rate

### **Application Information**

Figure 8 illustrates an FXLA2203 used in a dual-mode / dual-SIM application. The FXLA2203 does not contain any internal LDOs. Instead, the FXLA2203 architecture

incorporates two low- $R_{ON}$  internal power switches for routing existing Power Management Integrated Circuit (PMIC) LDOs to individual SIM slot VCC pins.




Figure 8. Typical Dual-Mode Application

### **CH Swap Truth Table**

CH\_Swap controls simultaneous communication between Host 1 or Host 2, and either SIM Card according to Table 2 — Dual-Mode, Dual-SIM Truth Table. Either host can swap SIM slots (130ns typical)

with the assertion of the CH\_Swap pin. This simple solution is faster and less complicated than SPI or I<sup>2</sup>C communication protocols.




Figure 9. CH\_Swap

Table 2. Dual-Mode, Dual-SIM Truth Table

Enable	CH_SWAP	Configuration
1	1	Host 1 → SIM Slot 1
1	1	Host 2 → SIM Slot 2
1	0	Host 1 → SIM Slot 2
1	0	Host 2 → SIM Slot 1

### **Voltage Translation Description**

The FXLA2203 provides full voltage translation, or level shifting, from 1.65V - 3.6V between Host 1 or Host 2 and either SIM card (according to Table 3). The host sides reference  $V_{\text{CC}\_\text{H}\_\text{1}}$  and  $V_{\text{CC}\_\text{H}\_\text{2}}$ , respectively, while each SIM slot references the external PMIC LDO voltage level determined by the CH\_Swap pin. This

architecture offers a flexible solution for problematic  $V_{\rm CC}$  domain disagreements. For example, if Host 1 operates at 1.65V and Host 2 operates at 2.5V, while slot 1 is populated with a 3.0V SIM card and slot 2 is populated with a 1.8V SIM card, the FXLA2203 provides seamless voltage translation across all four  $V_{\rm CC}$  domains.




Figure 10. Voltage Translation

Table 3. Translation Truth Table

Enable	CH_Swap	SIM Slot 1 Voltage Levels	SIM Slot 2 Voltage Levels
1	1	PMIC LDO1 / V <sub>CC1</sub>	PMIC LDO2 / V <sub>CC2</sub>
1	0	PMIC LDO2 / V <sub>CC2</sub>	PMIC LDO1 / V <sub>CC1</sub>

#### Note:

17.  $V_{CC}$  must always be greater than or equal to ( $\geq$ )  $V_{CC1}$  and  $V_{CC2}$ .

#### I/O Pin Function

The ISO7816-3 specification, which governs the SIM card physical layer requirements, identifies the I/O pin as a bi-directional open-drain pin. To provide auto-direction for the I/O pin, the FXLA2203 architecture (Figure 11) implements two series NpassGates and two dynamic drivers. This hybrid architecture is highly beneficial in a SIM card interface.




Figure 11. I/O Pin Functional Diagram

The hybrid bi-directional I/O channel contains two series NpassGates and two dynamic drivers. This architecture allows auto-direction functionality without the need for a direction pin from either the host or the SIM card and accomplishes an automatic change in direction without the presence of an edge.

Due to open-drain technology, hosts and SIM cards do not use push-pull drivers on the I/O pin. Logic LOWs are pulled down (Isink), while logic HIGHs are "let go" (3state). During a logic LOW on the I/O pin, both series NpassGates are turned on and act like a very low resistive short between the host and the SIM card. When the host or card lets go of a previously held LOW on the I/O pin, the rise time is largely determined by the RC time constant, where R is the internal pull-up resistor (10K $\Omega$ ) and C is the I/O signal trace capacitance. The FXLA2203 acts as a very low resistive short between the host and SIM card (during a LOW) until either of the port's  $V_{\text{CC/2}}$  thresholds are reached. After the RC time constant has reached the V<sub>CC/2</sub> threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the CH2 waveform (blue) of Figure 12. Effectively, two distinct slew rates appear in the rise time. The first slew rate (slower) is the RC time constant of the I/O signal trace. The second slew rate (faster) is the dynamic driver accelerating edge.

If both the host and card ports of the I/O pin are HIGH, a high-impedance path exists between the host and card ports because both of the series NpassGates are turned off. If a host or SIM card pulls the I/O pin LOW, that device's driver pulls down ( $I_{sink}$ ) the I/O pin until the HIGH-to-LOW (HL) edge reaches the host or card port's  $V_{\rm CG/Z}$  threshold. When either the host or card port

threshold is reached, the port's edge detectors trigger both dynamic drivers to drive their ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.




Figure 12. Scope Shot of I/O and Clock Signals CH1: CLK Pin (Yellow), CH2: I/O PIN (Blue) Driven by the FXLA2203

### **Activation / Deactivation**

To ensure the SIM card electrical circuits do not activate before the contacts of the SIM card are mechanically connected, ISO7816-3 2006 mandates the activation sequence of events described in Figure 13. The FXLA2203 provides full transparency to the activation timing between host and SIM card.




Figure 13. Activation Timing (ISO 7816-3 2006)

To ensure the SIM card electrical circuits properly deactivate before the contacts of the SIM card are mechanically connected, ISO7816-3 2006 mandates the sequence of events described in Figure 14 The FXLA2203 provides full transparency to the deactivation timing between host and SIM card.




Figure 14. Deactivation (ISO 7816-3 2006)

### Power-Up / Power-Down Sequence

**Table 4. Power Supply Pins** 

Pin	Name	Function		
1	VCC	EN and CH_Swap Supply		
2	VCC_H_1	Host 1 Supply		
3	VCC_H_2	Host 2 Supply		
4	VCC1	Power Switch 1 Input		
5	VCC2	Power Switch 2 Input		

The  $V_{CC}$  host power sequencing is non preferential; however,  $V_{CC}$  must be higher or equal to  $V_{CC1}$  and  $V_{CC2}$ . The Enable pin must be LOW while  $V_{CC1}$  and  $V_{CC2}$  ramp up to valid supply voltages or ramp down to 0V.

A pull-up resistor tying enable to ground should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power up or power down. The size of the pull-up resistor is based upon the current sinking capability of the device driving the Enable pin.




Figure 15. Power-Up Sequencing

#### Notes:

- 18. A=VCC becomes a valid voltage, EN=LOW.
- B=VCC1, VCC2, and VCC\_H\_n become valid voltages, EN=LOW.
- C=FXLA2203 enabled (EN goes HIGH), ready for activation (ISO7816-3).

Recommended power-up sequence (see Figure 15):

- Apply power to VCC.
- 2. Assert EN LOW (FXLA2203 disabled).
- Apply power to VCC1, VCC2, VCC\_H\_1, and VCC H 2.
- Assert EN HIGH (FXLA2203 enabled).
- 5. Begin activation timing (Figure 13).

Recommended power-down sequence (see Figure 16):

- 1. Complete deactivation timing (Figure 14).
- 2. Assert EN LOW (FXLA2203 disabled).
- Ramp down power to VCC1, VCC2, VCC\_H\_1, and VCC H 2.
- 4. Once VCC1 and VCC2 are OFF, ramp down VCC.




Figure 16. Power-Down Sequencing

- 21. A=Disable FXLA2203, bring EN LOW.
- 22. B=Ramp down VCC1, VCC2, and VCC\_H\_n.
- 23. C=Ramp down VCC once VCC1 and VCC2 are off.

### **Operation Description**

Table 5. Power Supply Pins

Pin	Name	Function				
6	VCC	EN and CH_Swap Supply				
7	VCC_H_1	Host 1 Supply				
8	VCC_H_2	Host 2 Supply				
9	VCC1	Power Switch 1 Input				
10	VCC2	Power Switch 2 Input				

The control pins EN and CH\_Swap reference  $V_{\rm CC}$ .  $V_{\rm CC}$  can range from 1.65V to 3.6V and is independent from the other four power pins; however,  $V_{\rm CC}$  must always be higher or equal to VCC1 and VCC2.

VCC\_Host\_1 and VCC\_Host\_2 can independently range from 1.65V to 3.6V and are the power supply pins for their respective host-side interfaces; including RST, I/O, and CLK.

VCC1 and VCC2 can independently range from 1.65V to 3.6V and are the inputs to the internal power switches. VCC1 and VCC2 should be connected to external PMIC LDOs. Depending on the logic state of the CH\_Swap and EN control pins, the external LDOs are routed through the two power switches to either VCC\_Card1 or VCC\_Card2 (see Table 6). Meanwhile, CH\_Swap also routes the host (1 or 2) signal pins; RST, I/O, and CLK to the SIM Slot side (1 or 2). See section "SIM Slot Signals: Active vs. 3-State" for details. The voltage reference of each SIM slot is determined by the LDO voltage assigned to that SIM slot.

RST and CLK are unidirectional pins always going in the SIM slot direction. I/O is a bi-directional, open drain pin. Internal  $10K\Omega$  pull-up resistors are provided.

The ISO7816 standard identifies an algorithm that allows a Host device to auto-detect the operating voltage of a SIM card. The algorithm is called "class selection" and the FXLA2203 is 100% transparent to class selection.

If VCC1 and VCC\_H\_1 share the same voltage potential; these two pins can be tied together. Likewise, if VCC2 and VCC\_H\_2 share the same voltage

potential, these two pins can be tied together. Under these conditions, and once CH\_Swap has been established, the host can power up or down the SIM card along with the FXLA2203 host side solely by the LDO voltage. This feature is a convenient method for conserving power. Note that  $V_{\text{CC}}$  must always remain equal to or greater than  $V_{\text{CC1}}$  and  $V_{\text{CC2}}.$ 

The FXLA2203 I/O pins must be driven by open-drain drivers on the host sides and the card sides.

#### SIM Slot Power Switch Truth Table

If EN=1 and **CH\_Swap=1**; then the  $V_{CC}$  of SIM Slot 1 (VCC\_Card\_1) tracks the VCC1 voltage (ext. LDO), while the  $V_{CC}$  of SIM Slot 2 (VCC\_Card\_2) tracks the VCC2 voltage (ext. LDO). If EN=1 and **CH\_Swap=0**; then the  $V_{CC}$  of SIM Slot 1 (VCC\_Card\_1) tracks the VCC2 voltage (ext. LDO), while the VCC of SIM Slot 2 (VCC\_Card\_2) tracks the VCC1 voltage (ext. LDO). See Table 7. Note that  $V_{CC}$  must be  $\geq V_{CC1}$  and  $V_{CC2}$ .

### **SIM Slot Signal Truth Table**

If EN=1 and CH\_Swap=1, the Host 1 Input signal pins (CLK\_H\_1, RST\_H\_1, and I/O\_H\_1) are translated to the SIM Slot 1 output signal pins (CLK\_1, RST\_1, and I/O\_1). The VCC1 voltage (ext. LDO) sets the voltage levels of CLK\_1, RST\_1, and I/O\_1. Host 2 input signal pins (CLK\_H\_2, RST\_H\_2, and I/O\_H\_2) are translated to the SIM Slot 2 output signal pins (CLK\_2, RST\_2, and I/O\_2). The VCC2 (ext. LDO) voltage sets the voltage levels of CLK\_2, RST\_2 and I/O\_2.

If EN=1 and CH\_Swap=0, the Host 1 input signal pins (CLK\_H\_1, RST\_H\_1 and I/O\_H\_1) is translated to the SIM Slot 2 output signal pins (CLK\_2, RST\_2, and I/O\_2). The VCC1 voltage (ext. LDO) sets the voltage levels of CLK\_2, RST\_2, and I/O\_2. Host 2 input signal pins (CLK\_H\_2, RST\_H\_2, and I/O\_H\_2) are translated to the SIM Slot 1 output signal pins (CLK\_1, RST\_1, and I/O\_1). The VCC2 (ext. LDO) voltage sets the voltage levels of CLK\_1, RST\_1, and I/O\_1.

Table 6. Power Switch Truth Table

VCC1	VCC2	EN	CH_Swap	VCC_Card 1	VCC_Card 2
0V – 3.6V	0V – 3.6V	1	1	VCC1	VCC2
0V – 3.6V	0V - 3.6V	1	0	VCC2	VCC1

Table 7. Signal Truth Table

EN	CH_Swap	SIM SLOT 1	SIM Slot 2
1	1	CLK_H_1, RST_H_1, and I/O_H_1	CLK_H_2, RST_H_2, and I/O_H_2
1	0	CLK_H_2, RST_H_2, and I/O_H_2	CLK_H_1, RST_H_1, and I/O_H_1

### SIM Slot Signals: Active vs. 3-State

The individual SIM slot signals (CLK, RST, and I/O) are active only if the appropriate VCCn **and** VCC\_H\_n supplies are active (1.65V - 3.6V).

For example, if EN=1 and CH\_Swap is 1, SIM Slot 1 signals (CLK\_1, RST\_1, and I/O\_1) are active only if VCC1 and VCC\_H\_1 are both active (1.65V - 3.6V). VCC1 sets the voltage levels of CLK\_1, RST\_1, and I/O\_1. If either VCC1 or VCC\_H\_1 is below 1.65V, SIM Slot 1 signals (CLK\_1, RST\_1, and I/O\_1) are high impedance. Likewise, SIM Slot 2 signals (CLK\_2, RST\_2, and I/O\_2) are active only if both VCC2 and VCC\_H\_2 are active (1.65V - 3.6V). VCC2 sets the voltage levels of CLK\_2, RST\_2, and I/O\_2.

If EN=1 and CH\_Swap is 0, SIM Slot 1 (CLK\_1, RST\_1, and I/O\_1) signals are active only if VCC2 and VCC\_H\_2 are active (1.65V - 3.6V). VCC2 sets the voltage levels of CLK\_1, RST\_1, and I/O\_1. Likewise, SIM Slot 2 signals (CLK\_2, RST\_2, and I/O\_2) are active only if both VCC1 and VCC\_H\_1 are active (1.65V - 3.6V). VCC1 sets the voltage levels of CLK\_2, RST\_2, and I/O\_2.


For a complete listing of all the possible power switch and signal combinations, see Table 8.


Table 8. Complete Power Switch and Signal Truth Table

	Inputs						Outputs				
Condition	vcc	EN	CH_SWAP	VCC_H_1	VCC_H_2	VCC1	VCC2	CLK_1, RST_1, I/O_1	CLK_2, RST_2, I/O_2	VCC_Card1	VCC_Card2
1	OFF	Х	Х	Х	Х	OFF	OFF	Z	Z	OFF	OFF
2	ON	L	Х	Х	X	Χ	Х	Z	Z	Z	Z
3	ON	Н	1	OFF	OFF	OFF	OFF	Z	Z	OFF	OFF
4	ON	Н	1	OFF	OFF	ON	OFF	Z	Z	ON	OFF
5	ON	Н	1	OFF	OFF	OFF	ON	Z	Z	OFF	ON
6	ON	Н	1	OFF	OFF	ON	ON	Z	Z	ON	ON
7	ON	Н	1	OFF	ON	OFF	OFF	Z	Z	OFF	OFF
8	ON	Н	1	OFF	ON	ON	OFF	Z	Z	ON	OFF
9	ON	Н	1	OFF	ON	OFF	ON	Z	Α	OFF	ON
10	ON	Н	1	OFF	ON	ON	ON	Z	Α	ON	ON
11	ON	Н	1	ON	OFF	OFF	OFF	Z	Z	OFF	OFF
12	ON	Н	1	ON	OFF	ON	OFF	Α	Z	ON	OFF
13	ON	Н	1	ON	OFF	OFF	ON	Z	Z	OFF	ON
14	ON	Н	1	ON	OFF	ON	ON	Α	Z	ON	ON
15	ON	Н	1	ON	ON	OFF	OFF	Z	Z	OFF	OFF
16	ON	Н	1	ON	ON	ON	OFF	Α	Z	ON	OFF
17	ON	Н	1	ON	ON	OFF	ON	Z	Α	OFF	ON
18	ON	Н	1	ON	ON	ON	ON	Α	Α	ON	ON
19	ON	Н	0	OFF	OFF	OFF	OFF	Z	Z	OFF	OFF
20	ON	Н	0	OFF	OFF	ON	OFF	Z	Z	OFF	ON
21	ON	Н	0	OFF	OFF	OFF	ON	Z	Z	ON	OFF
22	ON	Н	0	OFF	OFF	ON	ON	Z	Z	ON	ON
23	ON	Н	0	OFF	ON	OFF	OFF	Z	Z	OFF	OFF
24	ON	Н	0	OFF	ON	ON	OFF	Z	Z	OFF	ON
25	ON	Н	0	OFF	ON	OFF	ON	Α	Z	ON	OFF
26	ON	Н	0	OFF	ON	ON	ON	Α	Z	ON	ON
27	ON	Н	0	ON	OFF	OFF	OFF	Z	Z	OFF	OFF
28	ON	Н	0	ON	OFF	ON	OFF	Z	Α	OFF	ON
29	ON	Н	0	ON	OFF	OFF	ON	Z	Z	ON	OFF
30	ON	Н	0	ON	OFF	ON	ON	Z	Α	ON	ON
31	ON	Н	0	ON	ON	OFF	OFF	Z	Z	OFF	OFF
32	ON	Н	0	ON	ON	ON	OFF	Z	Α	OFF	ON
33	ON	Н	0	ON	ON	OFF	ON	Α	Z	ON	OFF
34	ON	Н	0	ON	ON	ON	ON	Α	Α	ON	ON


- 24. ON=1.65V 3.6V.
- 25. OFF=Powered down or 0V.
- 26. X=Don't Care. 27.  $V_{CC} \ge V_{CC1}$  and  $V_{CC2}$ .


### **Physical Dimensions**











#### NOTES:

- A. NO JEDEC STANDARD APPLIES
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. DRAWING FILENAME: MKT-UMLP24Arev1.

### Figure 17. 24-Terminal 2.5mm x 3.4mm Ultrathin Molded Leadless Package (UMLP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

For current tape and reel specifications, visit Fairchild Semiconductor's online packaging area: <a href="http://www.fairchildsemi.com/packaging/MicroMLP24\_TNR.pdf">http://www.fairchildsemi.com/packaging/MicroMLP24\_TNR.pdf</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Power-SPM™

PowerTrench®

AccuPower™ F-PFS™
Auto-SPM™ FRFET®
AX-CAP™\* Global F
Build it Now™ Green F
CorePOWER™ Gmax™
CorePOWER™ Gmax™
CROSSVOLT™ GTO™

Gmax™ GTO\*\* IntelliMAX™ CTLTM. ISOPLANAR™ Current Transfer Logic™ DEUXPEED<sup>6</sup> MegaBuck™ Dual Cool™ MICROCOUPLER™ EcoSPARK® MicroFET\*\* EfficientMa×™ MicroPak™ ESBC™ MicroPak2™ R MillerDrive™

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series™
FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore™

FETBench™ FlashWriter®\* FPS™ Global Power Resource<sup>SII</sup> PowerXS<sup>TM</sup>
Green FPS<sup>TM</sup> e-Series<sup>TM</sup> QFET<sup>®</sup>
Grax<sup>TM</sup> QS<sup>TM</sup>

M Quiet Series™
MAX™ RapidConfigure™
LANAR™ O™
Buck™ Saving our world, 1mWW/kW at a time™

LER™ SignalWise™ SmartMax™ SMART START™ SPM®

STEALTHTM
SUPERFET®
SuperSOTTM-8
SuperSOTTM-8
SuperSOTTM-8
SupreMOS®
SyncEETTM
SyncLockTM
SYSTEM®+
EGENERAL

The Power Franchise®

The Right Technology for Your Success™

p wer

TinyBoost™
TinyBuck™
TinyCalc™
TinyCogic®
TINYOPTO™
TinyPower™
TinyPVM™
TinyWire™
Tinfault Detect™
TRUECURRENT®\*\*

Serbes\*
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

uSerDes™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

MotionMa×™

mWSaver™

OptoHiT™

PDP SPM™

Motion-SPM™

OPTOLOGIC®

OPTOPLANAR®

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild straking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchil Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 153

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.