

FXLP34 Single Bit Uni-Directional Translator

Features

- 1.0V to 3.6V V_{CC} supply operation
- Converts any voltage (1.0V to 3.6V) to (1.0V to 3.6V)
- 4.6V tolerant inputs and outputs
- t_{PD}

4ns typ. for 3.0V to 3.6V V_{CC}

5ns typ. for 2.3V to 2.7V V_{CC}

6ns typ. for 1.65V to 1.95V V_{CC}

7ns typ. for 1.40V to 1.60V V_{CC}

11ns typ. for 1.10V to 1.30V V_{CC}

27ns typ. for 1.0V V_{CC}

- Power-off high impedance inputs and outputs
- Static Drive (I_{OH}/I_{OL})

±2.6mA @ 3.00V V_{CC}

±2.1mA @ 2.30V V_{CC}

±1.5mA @ 1.65V V_{CC}

±1.0mA @ 1.40V V_{CC}

±0.5mA @ 1.10V V_{CC}

±20µA@ 1.0V V_{CC}

- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Ultra small MicroPak[™] leadless package
- Ultra low dynamic power

General Description

The FXLP34 is a single translator with two separate supply voltages: V_{CC1} for input translation voltages and V_{CC} for output translation voltages. The FXLP34 is part of Fairchild's Ultra Low Power (ULP) series of products. This device operates with V_{CC} values from 1.0V to 3.6V, and is intended for use in portable applications that require ultra low power consumption.

The internal circuit is composed of a minimum of buffer stages, to enable ultra low dynamic power.

The FXLP34 is uniquely designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Ordering Information

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
FXLP34P5X	MAA05A	X34	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
FXLP34L6X	MAC06A	Х3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

MicroPak[™] and Quiet Series[™] are trademarks of Fairchild Semiconductor Corporation.

Pin Descriptions

Pin Names	Description			
A	Input			
Y	Output			
NC	No Connect			
V _{CC1}	Input Translation Voltage			
V _{CC}	Output Translation Voltage			

Function Table


v		
T		\mathbf{A}
	_	, ,

Inputs	Output
Α	Υ
L	L
Н	Н


H = HIGH Logic Level L = LOW Logic Level

Connection Diagrams

Pin Assignments for SC70



Pin Assignments for MicroPak



(Top Thru View)

Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbol	Parameter	Rating
V _{CC} , V _{CC1}	Supply Voltage	-0.5V to +4.6V
V _{IN}	DC Input Voltage	-0.5V to +4.6V
V _{OUT}	DC Output Voltage HIGH or LOW State ⁽¹⁾ V _{CC} = 0V	-0.5V to V _{CC} +0.5V -0.5V to 4.6V
I _{IK}	DC Input Diode Current V _{IN} < 0V	±50mA
I _{OK}	DC Output Diode Current V _{OUT} < 0V V _{OUT} > V _{CC}	-50mA +50mA
I _{OH} /I _{OL}	DC Output Source/Sink Current	±50mA
I _{CC} or Ground	DC V _{CC} or Ground Current per Supply Pin	±100mA
T _{STG}	Storage Temperature Range	-65°C to +150°C

Recommended Operating Conditions⁽²⁾

Symbol	Parameter	Rating
V _{CC} , V _{CC1}	Supply Voltage	1.0V to 3.6V
V _{IN}	Input Voltage	0.0V to 3.6V
V _{OUT}	Output Voltage HIGH or LOW State V _{CC} = 0V	0V to V _{CC} 0V to 3.6V
	Output Current in I_{OH}/I_{OL} $V_{CC} = 3.0V$ to $3.6V$ $V_{CC} = 2.3V$ to $2.7V$ $V_{CC} = 1.65V$ to $1.95V$ $V_{CC} = 1.40V$ to $1.60V$ $V_{CC} = 1.10V$ to $1.30V$ $V_{CC} = 1.0V$	±2.6 mA ±2.1mA ±1.5mA ±1.0mA ±0.5mA ±20µA
T _A	Free Air Operating Temperature	-40°C to +85°C
$\Delta t/\Delta V$	Minimum Input Edge Rate, V _{IN} = 0.8V to 2.0V, V _{CC1} = 3.0V	10ns/V

Notes:

- 1. I_O Absolute Maximum Rating must be observed.
- 2. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

					T _A = -	+25°C	$T_A = -40^{\circ}C$	c to +85°C	
Symbol	Parameter	Conditions	V _{CC} (V)	V _{CC1} (V)	Min.	Max.	Min.	Max.	Units
V _{IH}	HIGH Level Input Voltage (V _{CC1})		1.0 to 3.6	$\begin{array}{c} 1.0 \\ 1.10 \leq V_{CC1} \leq 1.30 \\ 1.40 \leq V_{CC1} \leq 1.60 \\ 1.65 \leq V_{CC1} \leq 1.95 \\ 2.30 \leq V_{CC1} \leq 2.70 \\ 3.00 \leq V_{CC1} \leq 3.60 \end{array}$	0.65 x V _{CC1}	-	0.65 x V _{CC1} 0.65 x V _{CC1} 0.65 x V _{CC1} 0.65 x V _{CC1} 1.6 2.1	-	V
V _{IL}	LOW Level Input Voltage		1.0 to 3.6	$\begin{array}{c} 1.0 \\ 1.10 \leq V_{CC1} \leq 1.30 \\ 1.40 \leq V_{CC1} \leq 1.60 \\ 1.65 \leq V_{CC1} \leq 1.95 \\ 2.30 \leq V_{CC1} \leq 2.70 \\ 3.00 \leq V_{CC1} \leq 3.60 \end{array}$	-	0.35 x V _{CC1} 0.35 x V _{CC1} 0.35 x V _{CC1} 0.35 x V _{CC1} 0.7 0.9	ı	0.35 x V _{CC1} 0.35 x V _{CC1} 0.35 x V _{CC1} 0.35 x V _{CC1} 0.7 0.9	
V _{OH}	HIGH Level Output Voltage (V _{CC})	I _{OH} = -20μA	$\begin{array}{c} 1.0 \\ 1.10 \leq V_{CC1} \leq 1.30 \\ 1.40 \leq V_{CC1} \leq 1.60 \\ 1.65 \leq V_{CC1} \leq 1.95 \\ 2.30 \leq V_{CC1} \leq 2.70 \\ 3.00 \leq V_{CC1} \leq 3.60 \end{array}$	1.0 to 3.6	$V_{CC} - 0.1 \\ V_{CC} - 0.1$	_	$V_{CC} - 0.1 \\ V_{CC} - 0.1$	_	V
		I _{OH} = -0.5mA	1.10 ≤ V _{CC} ≤ 1.30	1.0 to 3.6	0.75 x V _{CC}	-	0.70 x V _{CC}	_	
		I _{OH} = -1.0mA	1.40 ≤ V _{CC} ≤ 1.60	1.0 to 3.6	1.07	-	0.99	-	1
		I _{OH} = -1.5mA	1.65 ≤ V _{CC} ≤ 1.95	1.0 to 3.6	1.24	-	1.22	-	1
		I _{OH} = -2.1mA	$2.30 \le V_{CC} \le 2.70$	1.0 to 3.6	1.95	-	1.87	-	1
		I _{OH} = -2.6mA	$3.00 \le V_{CC} \le 3.60$	1.0 to 3.6	2.61	-	2.55	-	
V _{OL}	LOW Level Output Voltage	I _{OL} = 20μA	$\begin{array}{c} 1.0 \\ 1.10 \leq V_{CC1} \leq 1.30 \\ 1.40 \leq V_{CC1} \leq 1.60 \\ 1.65 \leq V_{CC1} \leq 1.95 \\ 2.30 \leq V_{CC1} \leq 2.70 \\ 3.00 \leq V_{CC1} \leq 3.60 \end{array}$	1.0 to 3.6	-	0.1 0.1 0.1 0.1 0.1 0.1	-	0.1 0.1 0.1 0.1 0.1 0.1	V
		I _{OL} = 0.5mA	1.10 ≤ V _{CC} ≤ 1.30	1.0 to 3.6	_	0.30 x V _{CC}	_	0.30 x V _{CC}	1
		I _{OL} = 1.0mA	1.40 ≤ V _{CC} ≤ 1.60	1.0 to 3.6	_	0.31	_	0.37	
		I _{OL} = 1.5mA	1.65 ≤ V _{CC} ≤ 1.95	1.0 to 3.6	_	0.31	_	0.35	
		I _{OL} = 2.1mA	$2.30 \le V_{CC} \le 2.70$	1.0 to 3.6	-	0.31	-	0.33	
		I _{OL} = 2.6mA	$3.00 \le V_{CC} \le 3.60$	1.0 to 3.6	_	0.31	_	0.33	
I _{IN}	Input Leakage Current	$0 \le V_1 \le 3.6V$		1.0 to 3.60	-	±0.1	-	±1.0	μА
l _{OFF}	Power Off Leakage Current	0 ≤ (V _I , V _O) ≤ 3.6V	0	0	-	1.0	-	5.0	μА
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	1.0 to 3.60	1.0 to 3.6	-	0.9	-	5.0	μА

AC Electrical Characteristics

					$T_A = +25^{\circ}$		$T_A = -40^{\circ}$	C to +85°C	1	Figure
Symbol	Parameter	Conditions	V _{CC1} (V)	Min.	Тур.	Max.	Min.	Max.	Units	Numbe
t _{PHL}	Propagation Delay	C _L = 10pF	1.0		26.0				ns	Figure 1
t_{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	15.0	25.0	38.1	12.0	43.3		Figure 2
	$V_{CC}(V) = 1.0$		1.40 to 1.60	14.0	24.0	36.7	11.0	42.0		
			1.65 to 1.95	13.0	23.0	36.0	10.0	41.4		
			2.30 to 2.70	12.0	22.0	35.5	9.0	40.9		
			3.00 to 3.60	11.0	21.0	35.5	8.0	40.6		
t _{PHL}	Propagation Delay	$C_L = 10pF$	1.0		18.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	8.0	15.0	23.2	6.0	41.0		Figure 2
	$V_{CC}(V) = 1.2$		1.40 to 1.60	7.5	14.0	21.7	5.5	39.1		
			1.65 to 1.95 2.30 to 2.70	7.0 6.5	13.0	20.9	5.0	32.3 29.6		
			3.00 to 3.60	6.0	12.0 12.0	20.4 20.2	4.5 4.0	29.6		
t	Propagation Delay	C _I = 10pF	1.0		14.0				ns	Figure
t _{PHL} t _{PLH}	Output Translation	$R_1 = 1M\Omega$	1.10 to 1.30	5.0	11.0	16.3	4.0	20.6	115	Figure 2
PLH	$V_{CC}(V) = 1.5$	11/2 - 11/122	1.40 to 1.60	4.8	10.0	14.8	3.5	19.3		i igure z
	V(C (V) = 1.0		1.65 to 1.95	4.5	9.0	14.1	3.0	18.7		
			2.30 to 2.70	4.0	8.0	13.5	2.5	18.0		
			3.00 to 3.60	3.5	8.0	13.3	2.0	17.8		
t _{PHL}	Propagation Delay	C _L = 10pF	1.0		13.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	4.0	9.0	13.5	3.0	17.5		Figure 2
	$V_{CC}(V) = 1.8$		1.40 to 1.60	3.5	8.0	12.0	2.5	16.3		
			1.65 to 1.95	3.0	7.0	11.3	2.0	15.6		
			2.30 to 2.70	2.5	6.0	10.7	1.5	15.0		
			3.00 to 3.60	2.5	6.0	10.5	1.0	14.7		
t _{PHL}	Propagation Delay	C _L = 10pF	1.0		12.0				ns	Figure
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	3.0	7.0	10.9	2.5	14.3		Figure
	$V_{CC}(V) = 2.5$		1.40 to 1.60	2.5	6.0	9.4	2.0	13.1		
			1.65 to 1.95	2.0	5.0	8.6	1.5	11.4		
			2.30 to 2.70	1.5 1.5	4.0	8.0 7.8	1.0	10.8		
		0 10 5	3.00 to 3.60	1.5	4.0	7.0	1.0	10.5		F: .
t _{PHL}	Propagation Delay Output Translation	$C_L = 10pF$ $R_L = 1M\Omega$	1.0 1.10 to 1.30	3.0	11.0 6.0	10.1	2.0	13.8	ns	Figure 2
t _{PLH}	$V_{CC}(V) = 3.3$	INL = 11VIS2	1.40 to 1.60	2.5	5.0	8.2	1.5	10.5		rigule .
	vCC (v) = 3.3		1.65 to 1.95	2.0	4.0	7.4	1.0	9.9		
			2.30 to 2.70	1.0	3.0	6.8	1.0	9.2		
			3.00 to 3.60	1.0	3.0	6.6	1.0	9.0		
t _{PHL}	Propagation Delay	C _L = 15pF	1.0		28.0				ns	Figure
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	16.0	27.0	43.0	12.0	44.8		Figure 2
	$V_{CC}(V) = 1.0$		1.40 to 1.60	15.0	26.0	41.6	11.0	43.6		
			1.65 to 1.95	14.0	25.0	40.9	10.0	47.9		
			2.30 to 2.70	13.0	24.0	40.5	9.0	47.5		
			3.00 to 3.60	12.0	23.0	40.4	8.0	41.4		
t _{PHL}	Propagation Delay	C _L = 15pF	1.0		19.0				ns	Figure
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	9.0	16.0	24.6	8.0	43.1		Figure
	$V_{CC}(V) = 1.2$		1.40 to 1.60	8.5	15.0	23.1	7.5	42.2		
			1.65 to 1.95	8.0	14.0	22.4	7.0	31.4		
			2.30 to 2.70	7.5	13.0	21.8	6.5	30.7		
			3.00 to 3.60	7.0	13.0	21.6	6.0	30.5		
t _{PHL}	Propagation Delay	$C_L = 15pF$	1.0	0.0	15.0	47.			ns	Figure
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	6.0	12.0	17.2	5.5	21.5		Figure
	$V_{CC}(V) = 1.5$		1.40 to 1.60	5.8	11.0	15.7	5.0	20.3		
			1.65 to 1.95 2.30 to 2.70	5.5 5.0	10.0	14.9 14.3	4.5	19.6		
			3.00 to 3.60	5.0 4.5	9.0 9.0	14.3	4.0 3.5	18.9 18.7		
tou	Propagation Delay	C _L = 15pF	1.0		14.0	- · · · -		1	ns	Figure
t _{PHL} t _{PLH}	Output Translation	$R_1 = 1M\Omega$	1.10 to 1.30	5.0	8.0	14.2	5.5	18.2	113	Figure
'PLH	$V_{CC}(V) = 1.8$		1.40 to 1.60	4.5	7.0	12.7	4.0	17.0		, igais
	- 66 (1) = 1.0		1.65 to 1.95	4.0	6.0	11.9	3.5	16.3		
			2.30 to 2.70	3.5	5.0	11.3	3.0	15.7		

AC Electrical Characteristics (Continued)

				•	Γ _A = +25°(C	T _A = -40°C	C to +85°C		Figure
Symbol	Parameter	Conditions	V _{CC1} (V)	Min.	Тур.	Max.	Min.	Max.	Units	Number
t _{PHL}	Propagation Delay	C _L = 15pF	1.0		12.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	4.0	7.0	11.3	3.5	14.9		Figure 2
	$V_{CC}(V) = 2.5$		1.40 to 1.60	3.5	6.0	9.8	3.0	13.6		
			1.65 to 1.95	3.0	5.0	9.1	2.5	12.0		
			2.30 to 2.70	2.5	4.0	8.5	2.0	11.3		
			3.00 to 3.60	2.5	4.0	8.3	2.0	11.1		
t _{PHL}	Propagation Delay	$C_L = 15pF$	1.0		11.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	3.0	6.0	10.5	2.0	14.2		Figure 2
	$V_{CC}(V) = 3.3$		1.40 to 1.60	2.5	5.0	8.6	1.5	11.0		
			1.65 to 1.95	2.0	4.0	7.8	1.0	10.3		
			2.30 to 2.70 3.00 to 3.60	1.5 1.5	3.0 3.0	7.2 7.0	1.0 1.0	9.7 9.4		
t _{PHL}	Propagation Delay	C _I = 30pF	1.0		34.0		1		ns	Figure 1
t _{PLH}	Output Translation	$R_1 = 1M\Omega$	1.10 to 1.30	19.0	32.0	48.6	15.0	55.5	113	Figure 2
1 211	$V_{CC}(V) = 1.0$	-	1.40 to 1.60	18.0	31.0	47.1	14.0	52.3		
			1.65 to 1.95	17.0	30.0	46.4	13.0	50.6		
			2.30 to 2.70	16.0	29.0	45.9	12.0	49.2		
			3.00 to 3.60	15.0	28.0	45.8	10.0	49.1		
t _{PHL}	Propagation Delay	C _L = 30pF	1.0		22.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	11.0	19.0	29.0	10.0	46.5		Figure 2
	$V_{CC}(V) = 1.2$	_	1.40 to 1.60	10.0	18.0	27.5	9.0	42.6		
			1.65 to 1.95	9.0	17.0	26.7	8.0	36.7		
			2.30 to 2.70	8.5	16.0	26.1	7.0	36.0		
			3.00 to 3.60	8.0	16.0	26.0	6.0	35.9		
t _{PHL}	Propagation Delay	C _L = 30pF	1.0		16.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	6.0	13.0	19.8	5.5	25.3		Figure 2
	$V_{CC}(V) = 1.5$		1.40 to 1.60	5.8	12.0	18.3	5.0	23.0		
			1.65 to 1.95	5.5	11.0	17.6	4.5	22.4		
			2.30 to 2.70	5.0	10.0	17.0	4.0	21.7		
			3.00 to 3.60	4.5	9.0	16.8	3.5	21.5		
t _{PHL}	Propagation Delay	$C_L = 30pF$	1.0		15.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	5.0	11.0	16.2	5.5	20.4		Figure 2
	$V_{CC}(V) = 1.8$		1.40 to 1.60	4.5	10.0	14.7	4.0	19.2		
			1.65 to 1.95	4.0	9.0	13.9	3.5	18.5		
			2.30 to 2.70 3.00 to 3.60	3.5 3.5	8.0 8.0	13.3 13.1	3.0 2.5	17.9 17.6		
1	Drang notion Dolay	C _L = 30pF		0.0		10.1	2.0	17.0		Figure 4
t _{PHL}	Propagation Delay Output Translation	$R_L = 30 \text{ pr}$ $R_L = 1 \text{ M}\Omega$	1.0 1.10 to 1.30	4.0	13.0 8.0	12.7	3.5	15.9	ns	Figure 1 Figure 2
t _{PLH}	$V_{CC}(V) = 2.5$	KL = 11VISZ	1.40 to 1.60	3.5	7.0	11.2	3.0	14.3		Figure 2
	VCC (V) - 2.3		1.65 to 1.95	3.0	6.0	10.5	2.5	13.6		
			2.30 to 2.70	2.5	5.0	9.9	2.0	12.8		
			3.00 to 3.60	2.5	5.0	9.7	2.0	12.5		
t _{PHL}	Propagation Delay	C _L = 30pF	1.0		12.0				ns	Figure 1
t _{PLH}	Output Translation	$R_L = 1M\Omega$	1.10 to 1.30	3.0	8.0	11.7	2.0	15.0		Figure 2
	$V_{CC}(V) = 3.3$		1.40 to 1.60	2.5	7.0	9.8	1.5	12.2		
			1.65 to 1.95	2.0	6.0	8.9	1.0	11.5		
			2.30 to 2.70	1.5	5.0	8.3	1.0	10.7		
			3.00 to 3.60	1.5	5.0	8.1	1.0	10.4		
C _{IN}	Input Capacitance		0		2.0				pF	
C _{OUT}	Output Capacitance		0		4.0				pF	
C _{PD}	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC1}$ f = 10 MHz $V_{CC}/V_{CC1} = 3.6$	$V_{CC}/V_{CC1} = (1.0 \text{ to } 3.60)$		8.0				pF	

Translator Power Up Sequence Recommendations

To insure that the system does not experience unnecessary I_{CC} current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to. This device is designed with the Output pin(s) is supplied by V_{CC} and the Input pin(s) supplied by V_{CC1} . Therefore the first recommendation is to begin by powering up the input side of the device, V_{CC1} . The Input pin(s) should be ramped with or ahead of V_{CC1} or held LOW. This will guard against bus contentions and oscillations

as all Inputs and the Input V_{CC1} will be powered at the same time. The Output V_{CC} can then be powered to the voltage level that the device will be used to translate to. The Output pin(s) will then translate to logic levels dictated by the Output V_{CC} levels.

Upon completion of these steps the device can then be configured for the users desired operation. Following these steps will help to prevent possible damage to the translator device as well as other system components.

AC Loading and Waveforms




Figure 1. AC Test Circuit




Figure 2. Waveform for Inverting and Non-Inverting Functions


	V _{CC}								
Symbol	3.3V ±0.3V	2.5V ±0.2V	1.8V ±0.15V	1.5V ±0.10V	1.2V ±0.10V	1.0V			
V _{mi}	1.5V	V _{CC1} /2							
V _{mo}	1.5V	V _{CC} /2							


Tape and Reel Specification


Tape Format for SC70

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
P5X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

Tape Dimensions inches (millimeters)









Tape and Reel Specification (Continued)

Tape Format for MicroPak


Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
L6X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

Tape Dimensions millimeters






Reel Dimensions inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 +0.059/-0.000	0.567	W1 +0.078/-0.039
	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 +1.50/-0.00)	(14.40)	(W1 +2.00/-1.00)

Physical Dimensions millimeters unless otherwise noted (Continued)




NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA05ARevC

5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Physical Dimensions millimeters unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	ISOPLANAR™	PowerSaver™	SuperSOT™-6
ActiveArray™	FASTr™	LittleFET™	PowerTrench®	SuperSOT™-8
Bottomless™	FPS™	MICROCOUPLER™	QFET [®]	SyncFET™
Build it Now™	FRFET™	MicroFET™	QS™	TCM™
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TinyLogic [®]
CROSSVOLT™	GTO™ .	MICROWIRE™	Quiet Series™	TINYOPTO™
DOME™	HiSeC™	MSX™	RapidConfigure™	TruTranslation™
EcoSPARK™	I ² C TM	MSXPro™	RapidConnect™	UHC™
E ² CMOS TM	i-Lo™	OCX TM	μSerDes™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	ScalarPump™	UniFET™
FACT™	IntelliMAX™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
FACT Quiet Series™		OPTOPLANAR™	SMART START™	Wire™
Across the board. Around the world. [™] The Power Franchise [®] Programmable Active Droop [™]		PACMAN™	SPM™	
		POP™	Stealth™	
		Power247™	SuperFET™	
		PowerEdgeTM	SuperSOTM-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

PowerEdge™

LIFE SUPPORT POLICY

FAIRCHILDÍS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SuperSOT™-3

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		

Rev. I18