

Integrating Time™
PRELIMINARY
MM8201:

Powered by Mobius Microsystems' patented CMOS Harmonic Oscillator (CHO) technology, the MM8201 replaces quartz crystal based oscillators with a monolithic CMOS IC and offers programmable output frequencies at the thinnest possible form factors without the use of any mechanical frequency source or PLL.

Features:

- All-CMOS Temperature Compensated Oscillator
- No quartz or other mechanical resonators or PLL used
- Excellent reliability: Not affected by shock & vibration
- Low power operation (12mA typ)
- Low jitter leading to low Bit Error Rates (BER) on USB links
- Factory programmable output frequency (10 to 100MHz)
- Available in die form for thinnest and smallest MCP options



Electrical Specifications:

VDD=3.0V to 3.6V, TA=0 to 70°C unless otherwise noted. Typical values are measured at VDD=3.3V, TA=35°C

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Storage Humidity	MSL	JEDEC Level, 85°C/85%, 168hours			1	
ElectroStaticDischarge	ESD	Human Body Model, tested per JESD D22-A114	2000			V
Supply Voltage	VDD	Normal Operation	3.0	3.3	3.6	V
Temperature	TA	Ambient temperature in normal operation	0		70	°C
Input LOW level	VI_L	CE pin			30% x VDD	V
Input HIGH level	VI_H	CE pin	70% x VDD			V
Supply Current	IDD	Active supply current, VDD=3.3V, T=35°C, no output load		12		mA
Quiescent Current	IDDQ	CE=LOW, output disabled		0.2	1	µA
Output LOW level	VO_L	IOL = -8mA			0.45	V
Output HIGH level	VO_H	IOH = 8mA	VDD-0.6			V
Output Frequency	FOUT	Factory Programmable. Contact Mobius for frequencies beyond the limit	10		100	MHz
Frequency Stability	FTOT	Total Frequency Stability over temperature, supply variation, aging (1st year at 35°C), shock&vibration.		±400		ppm
Rise Time	RT	20% to 80% x VDD. Output load (CL) =8pF			2.0	ns
Fall Time	FT	80% to 20% x VDD. Output load (CL) =8pF			2.0	ns
Duty Cycle	DC	Clock output duty cycle. Measured at VDD/2, CL=8pF	45		55	%
Power-up time	t _{on}	Output valid time after VDD meets the specified range&CE transition		1		ms
Period Jitter	PJ _{RMS}	Total RMS Period Jitter (including random and deterministic) ^{1,2}		3		ps _{RMS}
Cycle-cycle Jitter	CJ _{RMS}	Std dev of the max change in the periods of any 2 adjacent cycles ^{1,2}		6		ps _{RMS}
Phase Noise	PN	1MHz offset from carrier ^{1,2}		-140		dBc/Hz

Notes 1:Measured into 50Ω termination to GND

2: Measured at 40MHz output frequency

Package Drawing [mm]:

Recommended Land Pattern:

Pin Assignments:

1	CE	Chip Enable. Device active when CE is HIGH
2	NC	No Connect
3	GND	Ground
4	OUT	Clock output
5	NC	No Connect
6	VDD	Power Supply. Connect a 0.1µF cap between VDD and GND pins