

74CBTLV3257

Quad 1-of-2 multiplexer/demultiplexer

Rev. 01 — 12 January 2010

Product data sheet

1. General description

The 74CBTLV3257 provides a quad 1-of-2 high-speed multiplexer/demultiplexer with common select (S) and output enable (\overline{OE}) inputs. The low ON resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. When pin $\overline{OE} = \text{LOW}$, one of the two switches is selected (low-impedance ON-state) with pin S. When pin $\overline{OE} = \text{HIGH}$, all switches are in the high-impedance OFF-state, independent of pin S.

Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 2.3 V to 3.6 V.

To ensure the high-impedance OFF-state during power-up or power-down, \overline{OE} should be tied to the V_{CC} through a pull-up resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features

- Supply voltage range from 2.3 V to 3.6 V
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - ◆ CDM AEC-Q100-011 revision B exceeds 1000 V
- 5 Ω switch connection between two ports
- Rail to rail switching on data I/O ports
- CMOS low power consumption
- Latch-up performance exceeds 250 mA per JESD78B Class I level A
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40°C to $+85^{\circ}\text{C}$ and -40°C to $+125^{\circ}\text{C}$

3. Ordering information

Table 1. Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74CBTLV3257D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm		SOT109-1
74CBTLV3257DS	-40 °C to +125 °C	SSOP16 ^[1]	plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm		SOT519-1
74CBTLV3257PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm		SOT403-1
74CBTLV3257BQ	-40 °C to +125 °C	DHVQFN16	plastic dual-in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm		SOT763-1

[1] Also known as QSOP16.

4. Functional diagram




Fig 1. Logic diagram

5. Pinning information

5.1 Pinning






Fig 2. Pin configuration
SOT109-1 (SO16) and
SOT519-1 (SSOP16)

Fig 3. Pin configuration
SOT403-1 (TSSOP16)

- (1) The substrate is attached to this pad using conductive die attach material. It can not be used as supply pin or input. It is recommended that no connection is made at all.

Fig 4. Pin configuration
SOT763-1 (DHVQFN16)

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
S	1	select input
1B1 to 4B1	2, 5, 11, 14	B1 input/output
1B2 to 4B2	3, 6, 10, 13	B2 input/output
1A to 4A	4, 7, 9, 12	A input/output
GND	8	ground (0 V)
OE	15	output enable input (active LOW)
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function table^[1]

Inputs		Function switch
OE	S	
L	L	nA = nB1
L	H	nA = nB2
H	X	disconnect nA and nBn

[1] H = HIGH voltage level; L = LOW voltage level.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
V _I	input voltage	control inputs	^[1] -0.5	+4.6	V
V _{SW}	switch voltage	enable and disable mode	^[2] -0.5	V _{CC} + 0.5	V
I _{IK}	input clamping current	V _I < -0.5 V	-50	-	mA
I _{SK}	switch clamping current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	-	±50	mA
I _{sw}	switch current	V _{SW} = 0 V to V _{CC}	-	±128	mA
I _{CC}	supply current		-	+100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	^[3] -	500	mW

[1] The minimum input voltage rating may be exceeded if the input clamping current ratings are observed.

[2] The switch voltage ratings may be exceeded if switch clamping current ratings are observed

[3] For SSOP16 and TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN16 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		2.3	3.6	V
V _I	input voltage		0	3.6	V
V _{SW}	switch voltage	enable and disable mode	0	V _{CC}	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.3 V to 3.6 V	^[1] 0	200	ns/V

[1] Applies to control signal levels.

9. Static characteristics

Table 6. Static characteristics


At recommended operating conditions voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		Unit
			Min	Typ ^[1]	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$V_{CC} = 2.3\text{ V}$ to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	2.0	-	-	2.0	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 2.3\text{ V}$ to 2.7 V	-	-	0.7	-	0.7	V
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	-	-	0.9	-	0.9	V
I_I	input leakage current	pin \overline{OE} , S; $V_I = \text{GND}$ to V_{CC} ; $V_{CC} = 3.6\text{ V}$	-	-	± 1	-	± 20	μA
$I_{S(OFF)}$	OFF-state leakage current	$V_{CC} = 3.6\text{ V}$; see Figure 5	-	-	± 1	-	± 20	μA
$I_{S(ON)}$	ON-state leakage current	$V_{CC} = 3.6\text{ V}$; see Figure 6	-	-	± 1	-	± 20	μA
I_{OFF}	power-off leakage current	V_I or $V_O = 0\text{ V}$ to 3.6 V ; $V_{CC} = 0\text{ V}$	-	-	± 10	-	± 50	μA
I_{CC}	supply current	$V_I = \text{GND}$ or V_{CC} ; $I_O = 0\text{ A}$; $V_{SW} = \text{GND}$ or V_{CC} ; $V_{CC} = 3.6\text{ V}$	-	-	10	-	50	μA
ΔI_{CC}	additional supply current	pin \overline{OE} , S; $V_I = V_{CC} - 0.6\text{ V}$; [2] $V_{SW} = \text{GND}$ or V_{CC} ; $V_{CC} = 3.6\text{ V}$	-	-	300	-	2000	μA
C_I	input capacitance	pin \overline{OE} , S; $V_{CC} = 3.3\text{ V}$; $V_I = 0\text{ V}$ to 3.3 V	-	0.9	-	-	-	pF
$C_{S(OFF)}$	OFF-state capacitance	$V_{CC} = 3.3\text{ V}$; $V_I = 0\text{ V}$ to 3.3 V	-	5.2	-	-	-	pF
$C_{S(ON)}$	ON-state capacitance	$V_{CC} = 3.3\text{ V}$; $V_I = 0\text{ V}$ to 3.3 V	-	14.3	-	-	-	pF

[1] All typical values are measured at $T_{amb} = 25^{\circ}\text{C}$.


[2] One input at 3 V, other inputs at V_{CC} or GND.

9.1 Test circuits



$V_I = V_{CC}$ or GND and $V_O = \text{GND}$ or V_{CC} .

Fig 5. Test circuit for measuring OFF-state leakage current (one switch)



$V_I = V_{CC}$ or GND and $V_O = \text{open circuit}$.

Fig 6. Test circuit for measuring ON-state leakage current (one switch)

9.2 ON resistance

Table 7. Resistance R_{ON}


At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 7](#).

Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			Unit	
			Min	Typ ^[1]	Max	Min	Max			
R_{ON}	ON resistance	$V_{CC} = 2.3\text{ V}$ to 2.7 V ; see Figure 8 to Figure 10	$I_{SW} = 64\text{ mA}; V_I = 0\text{ V}$	-	4.2	8.0	-	15.0	Ω	
				-	4.2	8.0	-	15.0	Ω	
				-	8.4	40.0	-	60.0	Ω	
			$V_{CC} = 3.0\text{ V}$ to 3.6 V ; see Figure 11 to Figure 13	$I_{SW} = 64\text{ mA}; V_I = 0\text{ V}$	-	4.0	7.0	-	11.0	Ω
					-	4.0	7.0	-	11.0	Ω
					-	6.2	15.0	-	25.5	Ω
					-	-	-	-	-	
					-	-	-	-	-	

[1] Typical values are measured at $T_{amb} = 25^{\circ}\text{C}$ and nominal V_{CC} .


[2] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

9.3 ON resistance test circuit and graphs




$$R_{ON} = V_{SW} / I_{SW}.$$

Fig 7. Test circuit for measuring ON resistance (one switch)




- (1) $T_{amb} = 125^{\circ}\text{C}$.
- (2) $T_{amb} = 85^{\circ}\text{C}$.
- (3) $T_{amb} = 25^{\circ}\text{C}$.
- (4) $T_{amb} = -40^{\circ}\text{C}$.

Fig 8. ON resistance as a function of input voltage; $V_{CC} = 2.5\text{ V}$; $I_{SW} = 15\text{ mA}$




- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}$.
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}$.
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}$.
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}$.

Fig 9. ON resistance as a function of input voltage;
 $V_{CC} = 2.5\text{ V}$; $I_{SW} = 24\text{ mA}$




- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}$.
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}$.
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}$.
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}$.

Fig 10. ON resistance as a function of input voltage;
 $V_{CC} = 2.5\text{ V}$; $I_{SW} = 64\text{ mA}$




- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}$.
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}$.
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}$.
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}$.

Fig 11. ON resistance as a function of input voltage;
 $V_{CC} = 3.3\text{ V}$; $I_{SW} = 15\text{ mA}$



- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}$.
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}$.
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}$.
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}$.

Fig 12. ON resistance as a function of input voltage;
 $V_{CC} = 3.3\text{ V}$; $I_{SW} = 24\text{ mA}$



- (1) $T_{amb} = 125 \text{ } ^\circ\text{C}.$
- (2) $T_{amb} = 85 \text{ } ^\circ\text{C}.$
- (3) $T_{amb} = 25 \text{ } ^\circ\text{C}.$
- (4) $T_{amb} = -40 \text{ } ^\circ\text{C}.$

Fig 13. ON resistance as a function of input voltage; $V_{CC} = 3.3 \text{ V}$; $I_{SW} = 64 \text{ mA}$

10. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; for test circuit see [Figure 16](#)

Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		Unit
			Min	Typ ^[1]	Max	Min	Max	
t_{pd}	propagation delay	nA to nBn or nBn to nA; see Figure 14	[2][3]					
		$V_{CC} = 2.3\text{ V}$ to 2.7 V	-	-	0.15	-	0.25	ns
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	-	-	0.15	-	0.25	ns
		S to nA; see Figure 14	[3]					
		$V_{CC} = 2.3\text{ V}$ to 2.7 V	1.0	3.8	6.1	1.0	6.7	ns
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	1.0	3.2	5.3	1.0	5.8	ns
t_{en}	enable time	\overline{OE} to nA or nBn; see Figure 15	[4]					
		$V_{CC} = 2.3\text{ V}$ to 2.7 V	1.0	2.2	5.6	1.0	6.2	ns
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	1.0	2.0	5.0	1.0	5.5	ns
		S to nBn; see Figure 15						
		$V_{CC} = 2.3\text{ V}$ to 2.7 V	1.0	3.5	6.1	1.0	6.7	ns
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	1.0	3.0	5.3	1.0	5.8	ns
t_{dis}	disable time	\overline{OE} to nA or nBn; see Figure 15	[5]					
		$V_{CC} = 2.3\text{ V}$ to 2.7 V	1.0	2.6	5.5	1.0	6.1	ns
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	1.0	3.1	5.5	1.0	6.1	ns
		S to nBn; see Figure 15						
		$V_{CC} = 2.3\text{ V}$ to 2.7 V	1.0	2.6	4.8	1.0	5.3	ns
		$V_{CC} = 3.0\text{ V}$ to 3.6 V	1.0	3.2	4.5	1.0	5.0	ns

[1] All typical values are measured at $T_{amb} = 25^{\circ}\text{C}$ and at nominal V_{CC} .

[2] The propagation delay is the calculated RC time constant of the maximum on-state resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).

[3] t_{pd} is the same as t_{PLH} and t_{PHL} .

[4] t_{en} is the same as t_{PZH} and t_{PZL} .

[5] t_{dis} is the same as t_{PHZ} and t_{PLZ} .

11. Waveforms




Fig 14. The data input (nA or nBn) to output (nBn or nA) propagation delays

Table 9. Measurement points

Supply voltage	Input				Output		
V_{CC}	V_M	V_I	$t_r = t_f$	V_M	V_X	V_Y	
2.3 V to 2.7 V	0.5 V_{CC}	V_{CC}	≤ 2.0 ns	0.5 V_{CC}	$V_{OL} + 0.15$ V	$V_{OH} - 0.15$ V	
3.0 V to 3.6 V	0.5 V_{CC}	V_{CC}	≤ 2.0 ns	0.5 V_{CC}	$V_{OL} + 0.3$ V	$V_{OH} - 0.3$ V	





Fig 15. Enable and disable times



Test data is given in [Table 10](#).

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig 16. Test circuit for measuring switching times


Table 10. Test data

Supply voltage	Load		V_{EXT}		
V_{CC}	C_L	R_L	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
2.3 V to 2.7 V	30 pF	500 Ω	open	GND	2 V_{CC}
3.0 V to 3.6 V	50 pF	500 Ω	open	GND	2 V_{CC}

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75 0.10	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

- Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 17. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm SOT519-1





Fig 18. Package outline SOT519-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.1 0.05	0.15 0.80	0.95	0.25	0.30 0.19	0.2	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				-99-12-27 03-02-18

Fig 19. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm

SOT763-1




Fig 20. Package outline SOT763-1 (DHVQFN16)

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74CBTLV3257_1	20100112	Product data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description.....	1
2	Features	1
3	Ordering information.....	2
4	Functional diagram	2
5	Pinning information.....	3
5.1	Pinning	3
5.2	Pin description	3
6	Functional description	4
7	Limiting values.....	4
8	Recommended operating conditions.....	4
9	Static characteristics.....	5
9.1	Test circuits.....	5
9.2	ON resistance.....	6
9.3	ON resistance test circuit and graphs.....	6
10	Dynamic characteristics	9
11	Waveforms	10
12	Package outline	12
13	Abbreviations.....	16
14	Revision history.....	16
15	Legal information.....	17
15.1	Data sheet status	17
15.2	Definitions.....	17
15.3	Disclaimers.....	17
15.4	Trademarks.....	17
16	Contact information.....	17
17	Contents	18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2010.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

All rights reserved.

Date of release: 12 January 2010
Document identifier: 74CBTLV3257_1