

LM6313 High Speed, High Power Operational Amplifier

General Description

The LM6313 is a high-speed, high-power operational amplifier. This operational amplifier features a 35 MHz small signal bandwidth, and 250 V/ μ s slew rate. A compensation pin is included for adjusting the open loop bandwidth. The input stage (A1) and output stage (A2) are pinned out separately, and can be used independently. The operational amplifier is designed for low impedance loads and will deliver ± 300 mA. The LM6313 has both overcurrent and thermal shutdown protection with an error flag to signal both these fault conditions.

These amplifiers are built with National's VIP™ (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.


Features

- High slew rate 250 V/ μ s
- Wide bandwidth 35 MHz
- Peak output current ± 300 mA
- Input and output stages pinned out separately
- Single or dual supply operation
- Thermal protection
- Error flag warns of faults
- Wide supply voltage range ± 5 V to ± 15 V


Applications

- High speed ATE pin driver
- Data acquisition
- Driving capacitive loads
- Flash A-D input driver
- Precision 50 Ω –75 Ω video line driver
- Laser diode driver

Connection Diagram



Typical Application



VIP™ is a trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

Total Supply Voltage (+V _S to -V _S)	36V (±18)	Lead Temperature (Soldering, 5 seconds)	260°C
A1 Differential Input Voltage (Note 2)	±7V	ESD Tolerance (Note 4)	
A1 Input Voltage	(V ⁺ -0.7) to (V ⁻ -7V)	Pins 10 and 11	±600V
A2 Input to Output Voltage	±7V	All Other Pins	±1500V
A2 Input Voltage	±V _S	Operating Temperature Range	0°C to 70°C
Flag Output Voltage	GND to +V _S	LM6313N	
Short-Circuit to Ground	(Note 3)	Thermal Derating Information (Note 5)	
Storage Temperature Range	-65°C ≤ T ≤ +150°C	θ _{JA}	40°C/W
		T _J (Max)	125°C

Operational Amplifier DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for T_A = 25°C, and Supply Voltage V_S = ±15V. **Boldface** limits apply at temperature extremes. V_{CM} = 0V, R_S = 50Ω, the circuit configured as in *Figure 1*.

Symbol	Parameter	Conditions	Typical	25°C Limit	0°C to 70°C Limit	Units
V _{OS}	Input Offset Voltage		5	20	22	mV (Max)
ΔV _{OS} /ΔT	Average Input Offset Voltage Drift		10			μV/°C
I _b	Input Bias Current		2	5	7	μA (Max)
I _{OS}	Input Offset Current		0.15	1.5	1.9	μA (Max)
ΔI _{OS} /ΔT	Average Input Offset Current Drift		0.4			nA/°C
R _{IN}	Input Resistance	Differential	325			kΩ
C _{IN}	Input Capacitance	A _V = +1, f = 10 MHz	2.2			pF
V _{CM}	Common-Mode Voltage Range		+14.2 -13.2	+13.8 -12.8	+13.7 -12.7	V (Min)
A _{V1} A _{V2}	Voltage Gain 1 Voltage Gain 2	R _L = 1 kΩ, V _O = ±10V R _L = 50Ω, V _O = ±8V	6000 5000	2500 2000	2000 1500	V/V (Min)
CMRR	Common-Mode Rejection Ratio	-10V ≤ V _{CM} ≤ +10V	90	72	70	dB (Min)
PSRR	Power Supply Rejection Ratio	±5V ≤ V _S ≤ ±16V	90	72	70	dB (Min)
V _{O1} V _{O2} V _{O3}	Output Voltage Swing 1 Output Voltage Swing 2 Output Voltage Swing 3	R _L = 1 kΩ R _L = 100Ω R _L = 50Ω	13.1 12.0 11.0	11.8 10.5 9.0	11.2 10.0 8.5	±V (Min)
I _S	Supply Current	T _J = 0°C T _J = 25°C T _J = 125°C	18	23	24 21	mA (Max)
I _{SC}	Peak Short-Circuit Output	(See <i>Figure 3</i>)	300			mA




FIGURE 1

TL/H/10521-3

Electrical Characteristics (Continued)

Operational Amplifier AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^\circ\text{C}$, and Supply Voltage $V_S = \pm 15\text{V}$. **Boldface** limits apply at temperature extremes. $V_{CM} = 0\text{V}$, $R_S = 50\Omega$, the circuit configured as in *Figure 1*.

Symbol	Parameter	Conditions	Typical	Units
GBW	Gain-Bandwidth Product	@ $f = 30\text{ MHz}$	35	MHz
SR	Slew Rate	$A_V = -1$, $R_L = 50\Omega$ (Note 6)	250	$\text{V}/\mu\text{s}$
PBW	Power Bandwidth	$V_{OUT} = 20\text{ V}_{PP}$	3.0	MHz
t_S	Settling Time	10V Step to 0.1% (See <i>Figure 2</i>)	200	ns
	Phase Margin	$A_V = -1$, $R_L = 1\text{ k}\Omega$, $C_L = 50\text{ pF}$	53	Deg
	Differential Gain		0.1	%
	Differential Phase		0.1	Deg
e_n	Input Noise Voltage	$f = 10\text{ kHz}$	14	$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Noise Current	$f = 10\text{ kHz}$	1.8	$\text{pA}/\sqrt{\text{Hz}}$

A1 DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^\circ\text{C}$, and Supply Voltage $V_S = \pm 15\text{V}$. **Boldface** limits apply at temperature extremes. $V_{CM} = 0\text{V}$, $R_S = 50\Omega$.

Symbol	Parameter	Conditions	Typical	25°C Limit	0°C to 70°C Limit	Units
A_{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10\text{V}$, $R_L = 2\text{ k}\Omega$ $V_{OUT} = \pm 10\text{V}$, $R_L = \infty$	650 6000	300 2500	250 2000	V/V (Min)
CMRR	Common-Mode Rejection Ratio	$-10\text{V} \leq V_{CM} \leq +10\text{V}$	90	72	70	dB (Min)
PSRR	Power Supply Rejection Ratio	$\pm 5\text{V} \leq \pm V_S \leq +16\text{V}$	90	72	70	dB (Min)
I_{SC}	Output Short Circuit Current		± 60	± 30	± 25	mA (Min)

A1 AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^\circ\text{C}$, and Supply Voltage $V_S = \pm 15\text{V}$. **Boldface** limits apply at temperature extremes. $R_S = 50\Omega$.

Symbol	Parameter	Conditions	Typical	25°C Limit	Units
GBW	Gain-Bandwidth	$f = 30\text{ MHz}$	37	25	MHz (Min)
SR	Slew Rate	$A_V = +1$, $R_L = 100\text{ k}\Omega$, $\pm 4\text{ V}_{IN}$, $\pm 2\text{ V}_{OUT}$	250	150	$\text{V}/\mu\text{s}$ (Min)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test condition listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors. Degradation of the input parameters (especially V_{OS} , I_{OS} , and Noise) is proportional to the level of the externally limited breakdown current and the accumulated duration of the breakdown condition.

Note 3: Continuous short-circuit operation of A1 at elevated temperature can result in exceeding the maximum allowed junction temperature of 125°C . A2 contains current limit and thermal shutdown to protect against fault conditions. The device may be damaged by shorts to the supplies.

Note 4: Human body model, $C = 100\text{ pF}$, $R_S = 1500\Omega$.

Electrical Characteristics (Continued)

A2 DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^\circ\text{C}$, and Supply Voltage $V_S = \pm 15\text{V}$. **Boldface** limits apply at temperature extremes. $R_S = 50\Omega$.

Symbol	Parameter	Conditions	Typical	25°C Limit	0°C to 70°C Limit	Units
A_{V1}	Voltage Gain 1	$R_L = 1\text{ k}\Omega$, $V_{IN} = \pm 10\text{V}$	0.99	0.97	0.95	V/mV (Min)
A_{V2}	Voltage Gain 2	$R_L = 50\Omega$, $V_{IN} = \pm 10\text{V}$	0.9	0.85	0.82	V/V (Min)
V_{OS}	Offset Voltage	$R_L = 1\text{ k}\Omega$	15	70	100	mV (Max)
I_b	Input Bias Current	$R_L = 1\text{ k}\Omega$, $R_S = 10\text{ k}\Omega$	1	6	8	μA (Max)
R_{IN}	Input Resistance	$R_L = 50\Omega$	5			M Ω
C_{IN}	Input Capacitance		3.5			pF
R_O	Output Resistance	$I_{OUT} = \pm 10\text{ mA}$	3.5	5.0	8.0	Ω (Min)
V_O	Voltage Output Swing	$R_L = 1\text{ k}\Omega$ $R_L = 100\Omega$ $R_L = 50\Omega$	13.7 12.5 11.0	13.0 10.5 9.0	12.7 10.0 8.5	V (Min)
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5\text{V}$ to $\pm 16\text{V}$	70	60	50	dB (Min)

A2 AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^\circ\text{C}$, and Supply Voltage $V_S = \pm 15\text{V}$. **Boldface** limits apply at temperature extremes. $R_S = 50\Omega$.

Symbol	Parameter	Conditions	Typical	25°C Limit	Units
SR 1 SR 2	Slew Rate 1 Slew Rate 2	$V_{IN} = \pm 11\text{V}$, $R_L = 1\text{ k}\Omega$ $V_{IN} = \pm 11\text{V}$, $R_L = 50\Omega$ (Note 7)	1200 750	550	V/ μs (Min)
BW	-3 dB Bandwidth	$V_{IN} = \pm 100\text{ mVpp}$ $R_L = 50\Omega$, $C_L \leq 10\text{ pF}$	65	30	MHz (Min)
t_r , t_f	Rise Time Fall Time	$R_L = 1\text{ k}\Omega$, $C_L \leq 10\text{ pF}$ $V_O = 100\text{ mVpp}$	8		ns
P_D	Propagation Delay	$R_L = 50\Omega$, $C_L \leq 10\text{ pF}$ $V_O = 100\text{ mVpp}$	4		ns
	Overshoot	$R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$ $R_L = 50\Omega$, $C_L = 1000\text{ pF}$	13 21		%

Additional (A2) Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^\circ\text{C}$, and Supply Voltage $V_S = \pm 15\text{V}$. **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Typical	25°C Limit	0°C to 70°C Limit	Units
V_{OL}	Flag Pin Output Low Voltage	I_{SINK} Flag Pin = $500\ \mu\text{A}$	220	340	400	mV (Max)
I_{OH}	Flag Pin Output High Current	V_{OH} Flag Pin = 15V (Note 8)	0.01	10	20	μA (Max)


Note 5: For operation at elevated temperature, these devices must be derated to insure $T_J \leq 125^\circ\text{C}$. $T_J = T_A + (P_D \times \theta_{JA})$. θ_{JA} for the N package mounted flush to the PCB, is 40°C/W when pins 4, 5, 12 and 13 are soldered to a total of 2 in^2 of copper trace.

Note 6: Measured between $\pm 5\text{V}$.

Note 7: $V_{IN} = \pm 9\text{V}$ step input, measured between $\pm 5\text{V}$ out.


Note 8: The error flag is set during current limit or thermal shut-down. The flag is an open collector, low on fault.

Simplified Schematic



TL/H/10521-4

Settling Time Test Circuit



TL/H/10521-5

FIGURE 2





FIGURE 3

TL/H/10521-6













Protection Circuit Block Diagram



TL/H/10521-7

Typical Performance Characteristics Op Amp



(Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, and $R_L = 10\text{ k}\Omega$.)






TL/H/10521-8

Typical Performance Characteristics A1 Only


(Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, and $R_L = 10\text{ k}\Omega$.)



Gain-Bandwidth and Phase Margin vs Load Capacity









Output Resistance (Open Loop)



TL/H/10521-9

Typical Performance Characteristics A2 Only

(Unless otherwise specified, $T_A = 25^\circ\text{C}$ and $V_S = \pm 15\text{V}$.)



TL/H/10521-10

Application Hints

The LM6313 is a high-speed, high power operational amplifier that is designed for driving low-impedance loads such as 50Ω and 75Ω cables. Available in the standard, low cost, 16-pin DIP, this amplifier will drive back terminated video cables with up to 10 Vp-p. The ability to add additional compensation allows the LM6313 to drive capacitive loads of any size at bandwidths previously possible only with very expensive hybrid devices.

The LM6313 is excellent for driving high-speed flash A-to-D converters that require low-impedance drive at high frequencies. At 1 MHz, when used as a buffer, the LM6313 output impedance is below 0.1Ω. This very low output impedance also means that cables can be accurately back-terminated by just placing the characteristic impedance in series with the LM6313 output.

OVER-VOLTAGE PROTECTION

If the LM6313 is being operated on supply voltages of greater than ±5V, the possibility of damaging the output stage transistors exists. At higher supply voltages, if the output is shorted or excessive power dissipation causes the output stage to shut down, the maximum A2 input-to-output voltage, can be exceeded. This occurs when the input stage tries to drive the output while the output is at ground. To prevent this from happening, an easy solution is to place diodes around the output stage (See *Figure 4*). This will limit the maximum differential voltage to about 1.3V. Any signal diode, such as the 1N914 or the 1N4148 will work fine.




FIGURE 4

TL/H/10521-11

HEAT SINKING

When driving a low impedance load such as 50Ω, and operating from ±15V supplies, the internal power dissipation of the LM6313 can rise above 3W. To prevent overheating of the chip, which would cause the thermal protection circuitry to shut the system down, the following guidelines should be followed:

1. Reduce the supply voltage. The LM6313 will operate with little change in performance, except output voltage swing, on ±5V supplies. This will reduce the dissipation to the level where no precautions against overheating are necessary for loads of 10Ω or more.
2. Solder pins 4, 5, 12 and 13 to copper traces which are at least 0.100 inch wide and have a total area of at least 2 square inches, to obtain a θ_{JA} of 40°C/W. These four pins are connected to the back of the chip and will be at V-. They should not be used as a V- connection unless pin 3 is also connected to this same point.

SUPPLY BYPASSING

Because of the large currents required to drive low-impedance loads, supply bypassing as close as possible to the I.C. is important. At 50 MHz, a few inches of wire or circuit trace can have 20Ω or 30Ω of inductive reactance. This inductance in series with a 0.1 μF bypass capacitor can resonate at 1 MHz to 2 MHz and just appear as an inductor at higher frequencies. A 0.1 μF and a 10μF to 15 μF capacitor connected in parallel and as close as possible to the LM6313 supply pins, from each supply to ground, will give best performance.

SELECTION OF COMPENSATION CAPACITOR

The compensation pin, pin 15, makes it possible to drive any load at any closed loop gain without stability problems. In most cases, where the gain is -1 or greater and the load is resistive, no compensation capacitor is required. When used at unity gain or when driving reactive loads, a small capacitor of 5 pF to 20 pF will insure optimum performance. The easiest way to determine the best value of compensation capacitor is to temporarily connect a trimmer capacitor (typical range of 2 pF to 15 pF) between pin 15, and ground, and adjust it for little or no overshoot at the output while driving the input with a square wave.

If the actual load capacitance is known, the typical graphs "Gain-Bandwidth and Phase Margin vs. Load Capacitance" can be used to select a value.

VIDEO CABLE DRIVER

The LM6313 is ideally suited for driving 50Ω or 75Ω cables. Unlike a buffer that requires a separate gain stage to make up for the losses involved in termination, the LM6313 gain can be set to 1 plus the line losses when the transmission line is end-terminated. If back-termination is needed, adding the line impedance in series with the output and raising the gain to 2 plus the expected line losses will provide a 0 dB loss system. *Figure 5* illustrates the back and end terminated video system including compensation for line losses. The excellent stability of the LM6313 with changes in supply voltages allow running the amplifier on unregulated supplies. The typical change in phase shift when the supplies are changed from ±5V to ±15V is less than 3° at 10 MHz.




FIGURE 5

TL/H/10521-12

Application Hints (Continued)

LASER DIODE MODULATOR

Figure 6 is a minimum component count example of a video modulator for a CW laser diode. This example biases the diode at 200 mA and modulates the current at ± 200 mA per volt of signal. If it is desired to reduce power consumption and ± 5 V supplies are available, all that is necessary is to change R2 to 5 k Ω and R4 to 15 Ω .




FIGURE 6

TL/H/10521-13

CAPACITIVE LOAD DRIVING

Figure 7 is the circuit used to demonstrate the ability of the LM6313 to drive capacitive loads at speeds not previously possible with monolithic op amps.




FIGURE 7

TL/H/10521-14

In photo 1, C_L is 1000 pF. The LM6313 is slewing at 250 V/ μ s, from -5 V to $+5$ V. The slew rate is 450 V/ μ s from $+5$ V to -5 V. This requires the op amp to deliver 450 mA into the load and remain stable.




Photo 1

TL/H/10521-16

In photo 2, C_L is changed to 1 μ F. Under these conditions, the op amp is forced into current limiting. Here the current is internally limited to about ± 400 mA. Note the rapid and complete recovery to normal operation at the end of slewing.





Photo 2

TL/H/10521-15

Physical Dimensions inches (millimeters)

Lit. # 108290



16-Lead Molded Dual-In-Line Package (N)
Order Number LM6313N
NS Package Number N16A

N16A (REV E)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P.O. Box 58090
 Santa Clara, CA 95052-8090
 Tel: (408) 272-9959
 TWX: (910) 339-9240

National Semiconductor GmbH
 Livny-Gargan-Str. 10
 D-82256 Fürstenfeldbruck
 Germany
 Tel: (81-41) 35-0
 Telex: 527849
 Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
 Sumitomo Chemical
 Engineering Center
 Bldg. 7F
 1-7-1, Nakase, Mihama-Ku
 Chiba-City,
 Chiba Prefecture 261
 Tel: (043) 299-2300
 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semicondutores Do Brazil Ltda.
 Rue Deputado Lacorda Franco
 120-3A
 Sao Paulo-SP
 Brazil 05418-000
 Tel: (55-11) 212-5066
 Telex: 391-1131931 NSBR BR
 Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
 Building 16
 Business Park Drive
 Monash Business Park
 Nottingham, Melbourne
 Victoria 3168 Australia
 Tel: (3) 558-9999
 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.