FAIRCHILD

SEMICONDUCTOR

DM74LS390 Dual 4-Bit Decade Counter

General Description

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The DM74LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

Features

- Dual version of the popular DM74LS90
- DM74LS390...individual clocks for A and B flip-flops
- provide dual ÷ 2 and ÷ 5 counters ■ Direct clear for each 4-bit counter
- Direct clear for each 4-bit counter
- Dual 4-bit version can significantly improve system densities by reducing counter package count by 50%

August 1986


Revised March 2000

- Typical maximum count frequency...35 MHz
- Buffered outputs reduce possibility of collector commutation

Ordering Code:

Order Number	Package Number	Package Description
DM74LS390M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS390N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel, Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS006433

www.fairchildsemi.com

DM74LS390

Function Tables

BCD Count Sequence

(Each Counter) (Note 1)

Count	Outputs					
Count	QD	Q _C	QB	Q _A		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	L	н	L	н		
6	L	Н	Н	L		
7	L	н	н	н		
8	н	L	L	L		
9	н	L	L	н		

Bi-Quinary	(5-2)
-------------------	-------

(Each Counter) (Note 2)


Count		Out	puts	
Count	Q _A	Q _D	Q _C	QB
0	L	L	L	L
1	L	L	L	Н
2	L	L	н	L
3	L	L	Н	Н
4	L	Н	L	L
5	н	L	L	L
6	н	L	L	н
7	н	L	н	L
8	н	L	н	н
9	н	н	L	L

H = HIGH Level L = LOW Level

Note 1: Output Q_A is connected to input B for BCD count.

Note 2: Output Q_D is connected to input A for Bi-quinary count.

Logic Diagram



www.fairchildsemi.com

Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Clear	7V
A or B	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note 3: The "Absolute Maximum Ratings" are those values beyond which Note 3: The Assolute Maximum Ratings are mose values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS390

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	HIGH Level Input Voltage		2			V	
V _{IL}	LOW Level Input Voltage				0.8	V	
I _{ОН}	HIGH Level Output Current				-0.4	mA	
I _{OL}	LOW Level Output Current				8	mA	
f _{CLK}	Clock Frequency (Note 4)	A to Q _A	0		25	MHz	
		B to Q _B	0		20		
f _{CLK}	Clock Frequency (Note 5)	A to Q _A	0		20	MHz	
		B to Q _B	0		15	101112	
t _W	Pulse Width (Note 4)	A	20				
		В	25			ns	
	Clear HIGH		20				
t _{REL}	Clear Release Time (Note 6)(Note 7)		25↓			ns	
T _A	Free Air Operating Temperature		0		70	°C	

Note 5: C_L = 50 pF, R_L = 2 kΩ, T_A = 25°C and V_{CC} = 5V.

Note 6: The symbol (\downarrow) indicates the falling edge of the clear pulse is used for reference.

Note 7: $T_A=25^\circ C$ and $V_{CC}=5V.$

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	S	Min	Typ (Note 8)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	
II.	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Clear			0.1	
	Input Voltage	V _{CC} = Max	A			0.2	mA
		$V_{I} = 5.5V$	В			0.4	
I _{IH}	HIGH Level	V _{CC} = Max	Clear			20	
	Input Current	$V_{I} = 2.7V$	A			40	μΑ
			В			80	
IIL	LOW Level	$V_{CC} = Max, V_I = 0.4V$	Clear			-0.4	
	Input Current		A			-1.6	mA
			В			-2.4	1
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 9)		-20		-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 10)			15	26	mA

Note 8: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: I_{CC} is measured with all outputs OPEN, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

0
ດ
ŝ
S
4
N
5
-
Δ

Switching Characteristics

	Parameter	From (Input)	$R_L = 2 k\Omega$				1
Symbol			C _L = 15 pF		C _L = 50 pF		Units
		To (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock	A to Q _A	25		20		MHz
	Frequency	B to Q _B	20		15		
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A to Q _A		20		24	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A to Q _A		20		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A to Q _C		60		81	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A to Q _C		60		81	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q _B		21		27	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q _B		21		33	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q _C		39		51	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q _C		39		54	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q _D		21		27	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q _D		21		33	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Any Q		39		45	ns

www.fairchildsemi.com

