

DM54LS259/DM74LS259 8-Bit Addressable Latches

General Description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.


Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the datain terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

Features

- 8-Bit parallel-out storage register performs serial-to-parallel conversion with storage
- Asynchronous parallel clear
- Active high decoder
- Enable/disable input simplifies expansion
- Direct replacement for Fairchild 9334
- Expandable for N-bit applications
- Four distinct functional modes
- Typical propagation delay times: Enable-to-output 18 ns Data-to-output 16 ns Address-to-output 21 ns Clear-to-output 17 ns
- Fan-out I_{OL} (sink current) 54LS259 4 mA 74LS259 8 mA I_{OH} (source current) -0.4 mA
- Typical I_{CC} 22 mA

Function Table

Connection Diagram



Input	nputs Output of Each			
Clear	Ē	Addressed Latch	Other Output	Function
Н	L	D	Q _{i0}	Addressable Latch
н	н	Q _{i0}	Q _{i0}	Memory
L	L	D	L	8-Line Demultiplexer
L	Н	L	L	Clear

Latch Selection Table							
Select Inputs			Latch				
С	В	Α	Addressed				
L	L	L	0				
L	L	н	1				
L	н	L	2				
L	н	н	3				
н	L	L	4				
Н	L	Н	5				
Н	н	L	6				
Н	н	н	7				

 $\mathsf{H}\,=\,\mathsf{High}\;\mathsf{Level},\,\mathsf{L}\,=\,\mathsf{Low}\;\mathsf{Level}$

D = the Level of the Data Input

 $Q_{i0}=$ the Level of $Q_i~(i=0,\,1,\,\ldots\,7,$ as Appropriate) before the Indicated Steady-State Input Conditions Were Established.

© 1995 National Semiconductor Corporation TL/F/6418

RRD-B30M105/Printed in U. S. A.

DM54LS259/DM74LS259 8-Bit Addressable Latches

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS259			DM74LS259			Units
Symbol	Faramete	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Volt	age	2			2			V
VIL	Low Level Input Volta	age			0.7			0.8	V
IOH	High Level Output Cu	urrent			-0.4			-0.4	mA
I _{OL}	Low Level Output Cu	rrent			4			8	mA
tw	Pulse Width	Enable	17			15			ns
	(Note 7)	Clear	17			15			115
t _{SU}	Setup Time	Data	20 ↑			15 ↑			ns
	(Notes 1, 2, 3 & 7)	Select	15↓			15↓			115
t _H	Hold Time	Data	5↑			2.5 ↑			ns
	(Notes 1, 2 & 7)	Select	0↑			2.5 ↑			113
T _A	Free Air Operating Te	emperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol Parameter		Conditions	Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5			v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54			0.4	v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$	DM74			0.1	mA
		V _I = 10V	DM54			0.1	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
	Enable	$V_{CC} = Max, V_I = 0.4V$				-0.8	
I _{OS}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 5)	DM74	-20		-100	
Icc	Supply Current	$V_{CC} = Max$ (Note 6)			22	36	mA


Note 3: The select-to-enable setup time is the time before the High-to-Low enable transition that the select must be stable so that the correct latch is selected and the others not affected.

Note 4: All typicals are at V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.


Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 6: I_{CC} is measured with all inputs at 4.5V, and all outputs open.

Note 7: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.




3





5



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications