

54LS256/DM74LS256 Dual 4-Bit Addressable Latch

General Description


The 'LS256 is a dual 4-bit addressable latch with common control inputs; these include two Address inputs (A0, A1), an active LOW enable input (\overline{E}) and an active LOW Clear input (\overline{CL}). Each latch has a Data input (D) and four outputs (Q0–Q3).

When the Enable (\overline{E}) is HIGH and the Clear input (\overline{CL}) is LOW, all outputs (Q0–Q3) are LOW. Dual 4-channel demultiplexing occurs when the \overline{CL} and \overline{E} are both LOW. When \overline{CL} is HIGH and \overline{E} is LOW, the selected output (Q0–Q3), determined by the Address inputs, follows D. When the \overline{E} goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (\overline{E} = LOW, \overline{CL} = HIGH), changing more than one bit of the Address (A0, A1)

could impose a transient wrong address. Therefore, this should be done only while in the memory mode ($\overline{E}=\overline{CL}=HIGH$).

Features


- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Active low common clear



© 1995 National Semiconductor Corporation TL/F/9823

RRD-B30M115/Printed in U. S. A.

June 1989



2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V

Supply vollage	/ v
Input Voltage	7V
Operating Free Air Temperature Range	
54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Recommended Operating Conditions

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.


54LS256 DM74LS256 Symbol Parameter Units Min Nom Min Max Nom Max Supply Voltage 4.5 5 5.5 4.75 5.25 ۷ V_{CC} 5 VIH High Level Input Voltage 2 2 ٧ VIL Low Level Input Voltage 0.7 0.8 ٧ -0.4 High Level Output Current -0.4 mΑ IOH IOL Low Level Output Current 4 8 mΑ 125 0 70 °C Free Air Operating Temperature -55 T_A Setup Time HIGH, D_n to \overline{E} 20 t_s (H) 20 ns Hold Time HIGH, D_n to \overline{E} 0 0 t_h (H) ns t_s (L) Setup Time LOW, D_n to \overline{E} 15 15 ns Hold Time LOW, D_n to \overline{E} t_h (L) 0 0 ns Setup Time HIGH or LOW, ts (H) 0 0 ns A_n to \overline{E} t_s (L) t_w (L) $\overline{\mathsf{E}}$ Pulse Width LOW 17 17 ns **Electrical Characteristics** Over recommended operating free air temperature range (unless otherwise noted) Тур Symbol Parameter Conditions Min Max Units (Note 1) VI Input Clamp Voltage V $V_{CC} = Min$, $I_I = -18 \text{ mA}$ -1.5 54LS High Level Output $V_{CC} = Min, I_{OH} = Max$ 2.5 VOH ٧ Voltage $V_{IL} = Max$ DM74 2.7 3.4 VOL Low Level Output $V_{CC} = Min, I_{OL} = Max$ 54LS 0.4 $V_{\text{IH}} = \text{Min}$ Voltage DM74 0.35 v 0.5 DM74 $I_{OL} = 4$ mA, $V_{CC} = Min$ 0.25 0.4 Input Current @ Max $V_{CC} = Max, V_I = 10V$ Inputs Ιį. 0.1 mΑ Input Voltage Ē 0.2 High Level Input Current I_{H} $V_{CC} = Max, V_I = 2.7V$ Inputs 20 μΑ Ē 40 -0.4 Ι_{ΙL} Low Level Input Current $V_{CC} = Max, V_I = 0.4V$ Inputs mΑ Ē -0.8 Short Circuit $V_{CC} = Max$ 54LS -20 -100 los mΑ (Note 2) **Output Current** DM74 -20 -100ICC Supply Current $V_{CC}=\,\text{Max}$ 25 mΑ

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Symbol	Parameter	$R_L = 2 k\Omega$ $C_L = 15 pF$	Units
		Max	
t _{PLH} t _{PHL}	Propagation Delay \overline{E} to Q_{n}	27 24	ns
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n	30 20	ns
t _{PLH} t _{PHL}	Propagation Delay A _n to Q _n	30 29	ns
t _{PLH}	Propagation Delay CL to Q _n	18	ns

4



5



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications