

©1995 National Semiconductor Corporation TL/F/9821

RRD-B30M115/Printed in U. S. A.

Absolute Maximum Ratings (Note)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS181		DM74LS181			Units
Gymbol	i alameter	Min	Мах	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2		2			V
V _{IL}	Low Level Input Voltage		0.7			0.8	V
IOH	High Level Output Current		-0.4			-0.4	mA
I _{OL}	Low Level Output Current		4			8	mA
T _A	Free Air Operating Temperature	-55	125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter Conditions				Typ (Note 1)	Мах	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				- 1.5	V	
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	DM54	2.5			V	
	Voltage	V _{IL} = Max	DM74	2.7			•	
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max,$	DM54			0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4		
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$ $V_I = 10V (DM54)$	M input Ā _n , Ē _n S _n C _n			0.1 0.3 0.4 0.5	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	M input Ā _n , Ē _n S _n C _n			20 60 80 100	μΑ	
Ι _{ΙL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	M input Ā _n , Ē _n S _n C _n			-0.4 -1.2 -1.6 -2.0	mA	
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA	
Icc	Supply Current	$V_{CC} = Max, \overline{B}_n, C_n = GND$	DM54			35	mA	
		$S_n, M, \overline{A}_n = 4.5V$	DM74			37		

Note 1: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

			DM54/	Units	
Symbol	Parameter	Conditions	C _L =		
			Min	Мах	
t _{PLH} t _{PHL}	Propagation Delay C_n to C_{n+4}	M = GND		27 20	ns
t _{PLH} t _{PHL}	Propagation Delay C _n to F	M = GND		26 20	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{G} (Sum)	M, S ₁ , S ₂ = GND; S ₁ , S ₃ = 4.5V		29 23	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{G} (Diff)	$\begin{array}{l} {\sf M}, {\sf S}_0, {\sf S}_3 = {\sf GND}; \\ {\sf S}_1, {\sf S}_2 = 4.5 {\sf V} \end{array}$		32 26	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{P} (Sum)	$\begin{array}{l} {\sf M}, {\sf S}_1, {\sf S}_2 = {\sf GND}; \\ {\sf S}_0, {\sf S}_3 = 4.5 {\sf V} \end{array}$		30 30	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{P} (Diff)	$\begin{array}{l} {\sf M}, {\sf S}_0, {\sf S}_3 = {\sf GND}; \\ {\sf S}_1, {\sf S}_2 = 4.5 {\sf V} \end{array}$		30 33	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i (Sum)	$\begin{array}{l} {\sf M}, {\sf S}_1, {\sf S}_2 = {\sf GND}; \\ {\sf S}_0, {\sf S}_3 = 4.5 {\sf V} \end{array}$		32 25	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i (Diff)	M, S ₀ , S ₃ = GND; S ₁ , S ₂ = 4.5V		32 33	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{F} (Logic)	M = 4.5V		33 29	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to C_{n+4} (Sum)	$\begin{array}{l} {\sf M}, {\sf S}_1, {\sf S}_2 = {\sf GND}; \\ {\sf S}_0, {\sf S}_3 = 4.5 {\sf V} \end{array}$		38 38	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to C_{n+4} (Diff)	$\begin{array}{l} {\sf M}, {\sf S}_0, {\sf S}_3 = {\sf GND}; \\ {\sf S}_1, {\sf S}_2 = 4.5 {\sf V} \end{array}$		41 41	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to $A = B$			50 62	ns

Symbol	Input Under Test	Other Input Same Bit		Other Da	Output Under	
Symbol		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Āi	B _i	None	Remaining \overline{A} and \overline{B}	C _n	Fi
t _{PLH} t _{PHL}	B _i	Āi	None	Remaining \overline{A} and \overline{B}	C _n	Fi
t _{PLH} t _{PHL}	Ā	B	None	None Remaining Ā and Ē, C _n		P
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining \overline{A} and \overline{B} , C _n	P
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	C _{n+4}
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	C _{n+4}
t _{PLH} t _{PHL}	C _n	None	None	All Ā	All B	Any F or C _{n+}
)iff Mode	e Test Tabl	ell Fur	nction Inpu	Jts S1 = S2 = 4.5\	/, S0 = S3 = M = 0V	
Symbol	Input Under	Other Input Same Bit		Other D	Output Under	
Symbol	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t _{PLH} t _{PHL}	Ā	None	B	Remaining	Remaining	_
				Ā	B, C _n	Fi
t _{PLH} t _{PHL}	B	Ā	None	A Remaining A	B, Cn Remaining B, Cn	Fi Fi
		Ā	None B	Remaining	Remaining	
t _{PLH}	B		_	Remaining Ā	Remaining	Fi
<u>tрн</u> tр_н tр_н tр_н tр_н tр_н tр_н	Ē	None	B	Remaining Ā None	Remaining B, C _n Remaining A and B, C _n Remaining	Ē
tpнL tpLH tpнL tpнL tpLH tpнL	B A B	None	B	Remaining Ā None None	Remaining B, Cn Remaining A and B, Cn Remaining	Ē,
tpнL tpLH tpнL tpLH tpнL tpLH	B A B A	None Ā B	B None None	Remaining Ā None None None	$\begin{tabular}{ c c c c c } \hline Remaining & \overline{B}, C_n \\ \hline Remaining & \overline{A} and \overline{B} $	آ آ آ آ آ آ آ آ
tpHL tpLH tpHL tpHL tpHH tpHH	В А В А В В	None Ā B None	B None None Ā	Remaining Ā None None None None Remaining	$\begin{tabular}{ c c c c c c c } \hline Remaining & \overline{B}, C_n \\ \hline Remaining & \overline{A} and \overline{B} , C_n$ \\ \hline Remaining & \overline{A} and $\overline{B}$$	Fi P P G G A = E
tpнL tpLH tpHL	B A B A B A B A B A	None Ā B None None	B None None Ā B	Remaining Ā None None None Remaining Ā Remaining	Remaining B, Cn Remaining A and B, Cn Remaining B and B, Cn Remaining B, Cn Remaining B, Cn Remaining B, Cn Remaining B, Cn	Fi P P G G A = E A = E
tPHL tPLH tPHL tPHL tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL	B A B A B A B A B B B B B B B B B	None A B None None A	B None A B None	Remaining Ā None None None Remaining Ā Remaining Ā	Remaining B, Cn Remaining A and B, Cn Remaining B, Cn	Fi P P G

Logic Mo	Logic Mode Test Table III Function Inputs S1 = S2 = M = 4.5V, S0 = S3 = 0V						
Symbol	Input Under	Other Input Same Bit		Other	Output Under		
Symbol	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining \overline{A} and \overline{B} , C_n	Any F	
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining \overline{A} and \overline{B} , C _n	Any F	

Functional Description


The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations


When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the ADD mode, \overline{P} indicates that \overline{F} is 15 or more, while \overline{G} indicates that $\overline{\mathsf{F}}$ is 16 or more. In the SUBTRACT mode, $\overline{\mathsf{P}}$ indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is less than zero. \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.


The A = B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A > B and A < B.


The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.


Mode Select Inputs					LOW Operands F _n Outputs	Active HIGH Operands & F _n Outputs		
S 3	S2	S1	S0	Logic (M = H)	Arithmetic ^{**} (M = L) (C _n = L)	Logic (M = H)	Arithmetic ^{**} (M = L) (C _n = H)	
L	L	L	L	Ā	A minus 1	Ā	А	
L	L	L	Н	AB	AB minus 1	A + B	A + B	
L	L	н	L	$\overline{A + B}$	AB minus 1	ĀB	$A + \overline{B}$	
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1	
L	Н	L	L	$\overline{A + B}$	A plus (A + \overline{B})	ĀB	A plus AB	
L	Н	L	Н	B	AB plus (A + \overline{B})	B	(A + B) plus $A\overline{B}$	
L	Н	н	L	A ⊕ B	A minus B minus 1	A⊕B	A minus B minus 1	
L	Н	Н	Н	$A + \overline{B}$	$A + \overline{B}$	AB	AB minus 1	
н	L	L	L	ĀВ	A plus (A + B)	$\overline{A} + B$	A plus AB	
Н	L	L	Н	A⊕B	A plus B	A ⊕ B	A plus B	
Н	L	Н	L	В	$A\overline{B}$ plus (A + B)	В	(A + \overline{B}) plus AB	
Н	L	Н	Н	A + B	A + B	AB	AB minus 1	
н	Н	L	L	Logic 0	A plus A*	Logic 1	A plus A*	
н	Н	L	Н	AB	AB plus A	$A + \overline{B}$	(A + B) plus A	
Н	Н	Н	L	AB	AB minus A	A + B	(A + \overline{B}) plus A	
Н	Н	Н	Н	A	A	A	A minus 1	











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.