54LS192/DM74LS192 Up/Down Decade Counter with Separate Up/Down Clocks

54LS192/DM74LS192 Up/Down Decade Counter with Separate Up/Down Clocks

General Description

The 'LS192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

Connection Diagram


Dual-In-Line Package V_{CC} - TC_U · PL Q2 -P2 03

Order Number 54LS192DMQB, 54LS192FMQB, 54LS192LMQB, DM74LS192M or DM74LS192N See NS Package Number E20A, J16A, M16A, N16E or W16A

Pin Names	Description				
CPU	Count Up Clock Input				
	(Active Rising Edge)				
CPD	Count Down Clock Input				
	(Active Rising Edge)				
MR	Asynchronous Master Reset Input				
	(Active HIGH)				
PL	Asynchronous Parallel Load Input				
	(Active LOW)				
P0-P3	Parallel Data Inputs				
Q0-Q3	Flip-Flop Outputs				
TC _D	Terminal Count Down (Borrow)				
	Output (Active LOW)				
TCu	Terminal Count Up (Carry)				

Output (Active LOW)

Logic Symbol



Mode Select Table

າ.)
n.)
1

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

©1995 National Semiconductor Corporation

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS192			DM74LS192			Units
		Min	Nom	Max	Min	Nom	Max	Oills
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.7			0.8	V
loh	High Level Output Voltage			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Pn to PL	20 20			20 10			ns
t _h (H)	Hold Time HIGH or LOW Pn to PL	3 3			3 3			ns
t _w (L)	CP Pulse Width LOW	17			17			ns
t _w (L)	PL Pulse Width LOW	20			20			ns
t _w (H)	MR Pulse Width HIGH	15			15			ns
t _{rec}	Recovery Time, MR to CP	3			3			ns
t _{rec}	Recovery Time, PL to CP	10			10			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$	54LS	2.5			- v
		V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$	54LS			0.4	
		V _{IH} = Min	DM74			0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.4	
I _I Input Current @ Input Voltage	Input Current @ Max	$V_{CC} = Max, V_I = 10V$	DM54			0.1	mA
	Input Voltage	$V_I = 7V$	DM74			0.1	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
Output Cur	Output Current	(Note 2) DM7		-20		-100] "''
Icc	Supply Current	$V_{CC} = Max, MR, \overline{PL} = GND$ Other Inputs = 4.5V				31	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characterisitcs

 $V_{CC} = +0.5V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	R _L	Units		
		Min	Max		
f _{max}	Maximum Count Frequency	30		MHz	
t _{PLH} t _{PHL}	Propagation Delay CP _U or CP _D to Q _n		31 28	ns	
t _{PLH}	Propagation Delay CP _U to TC _U		16 21	ns	
t _{PLH} t _{PHL}	Propagation Delay CP _D to TC _D		16 24	110	
^t PLH ^t PHL	Propagation Delay P _n to Q _n		20 30	ns	
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n		32 30	ns	
t _{PHL}	Propagation Delay, MR to Q _n		25		

Functional Description

The '192 is an asynchronously presettable decade and 4-bit binary synchronous up/down (reversible) counter. The operating modes of the '192 decade counter and the '193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagram. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up, and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.


The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the '192, 15 for the '193), the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP $_U$ goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.


$$\overline{TC}_{U} = Q0 \bullet Q3 \bullet \overline{CP}_{U}$$


$$\overline{TC}_{D} = \overline{Q}0 \bullet \overline{Q}1 \bullet \overline{Q}2 \bullet \overline{Q}3 \bullet \overline{CP}_{D}$$


Each circuit has an asynchronous parallel load capability permitting the counter to be reset. When the Parallel Load $(\overline{\text{PL}})$ and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (Po-P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.


State Diagram












16-Lead Small Outline Molded Package (M) Order Number DM74LS192M NS Package Number M16A

M16A (REV H)



16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS192N NS Package Number N16E

Physical Dimensions inches (millimeters) (Continued) 0.050 - 0.0800.371 - 0.3901.270 - 2.032(9.423 - 9.906) $\frac{0.050\pm0.005}{(1.270\pm0.127)} \text{ TYP}$ 0.007 - 0.0180.004 - 0.006(0.178 - 0.457) TYP $\overline{(0.102-0.152)}$ <-- 0.000 MIN TYP 0.250 - 0.370 (6.350 - 9.398)0.300 0.245 - 0.275(7.620) MAX GLASS $\overline{(6.223-6.985)}$ 0.008 - 0.012DETAIL A $\overline{(0.203-0.305)}$ 0.250 - 0.370PIN NO. 1 DETAIL A IDENT (6.350 - 9.398)0.026 - 0.040(0.660 - 1.016)(0.381 - 0.482)W16A (REV H)

16-Lead Ceramic Flat Package (W) Order Number 54LS192FMQB NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications