August 1986 Revised March 2000

## FAIRCHILD

SEMICONDUCTOR

# DM74LS194A 4-Bit Bidirectional Universal Shift Register

#### **General Description**

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load

- Shift right (in the direction  $Q_A$  toward  $Q_D$ )
- Shift left (in the direction  $Q_D$  toward  $Q_A$ )

Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is HIGH and S1 is LOW. Serial data for this mode is entered at the shift-right data input. When S0 is LOW and S1 is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

### **Ordering Code:**

Order Number	Package Number	Package Description					
DM74LS194AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow					
DM74LS194AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

#### **Connection Diagram**



#### www.fairchildsemi.com

Downloaded from Elcodis.com electronic components distributor

#### Features

- Parallel inputs and outputs
- Four operating modes:
  Synchronous parallel load
  Right shift
  Left shift
  Do nothing
- Positive edge-triggered clocking
- Direct overriding clear

# DM74LS194A


### **Function Table**

Inputs						Outputs							
Clear Mode	Mode		Clock	Serial		Parallel			٥.	0	0	0	
	S0	CIOCK	Left	Right	Α	В	С	D	Q <sub>A</sub>	QB	Q <sub>C</sub>	QD	
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
Н	Х	Х	L	х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
Н	н	н	Ŷ	Х	х	а	b	с	d	а	b	с	d
Н	L	н	↑ (	х	н	Х	Х	Х	Х	н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	L	н	↑ (	х	L	Х	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
н	н	L	Ŷ	н	Х	Х	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	н
н	н	L	Ŷ	L	х	Х	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
Н	L	L	Х	х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	Q <sub>D0</sub>

H = HIGH Level (steady state)

L = LOW Level (steady state) X = Don't Care (any input, including transitions) ↑ = Transition from LOW-to-HIGH level

 $\begin{array}{l} \textbf{A}_{AB}(\mathbf{x}_{AB}) = 0 \\ \textbf{A}_{AB}(\mathbf{x}_{BB}) = 0 \\ \textbf{A}_{AB}(\mathbf{x$ 



www.fairchildsemi.com

2

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# DM74LS194A

#### **Recommended Operating Conditions**

Symbol	Paran	neter	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V		
V <sub>IH</sub>	HIGH Level Input Volta	ge	2			V	
V <sub>IL</sub>	LOW Level Input Voltag	je			0.8	V	
ОН	HIGH Level Output Cur	rent			-0.4	mA	
OL	LOW Level Output Cur	rent			8	mA	
f <sub>CLK</sub>	Clock Frequency (Note 2)		0		25	MHz	
	Clock Frequency (Note	3)	0		20		
t <sub>W</sub>	Pulse Width	Clock	20				
	(Note 4)	Clear	20			ns	
t <sub>SU</sub>	Setup Time	Mode	30				
	(Note 4)	Data	20			ns	
н	Hold Time (Note 4)		0			ns	
REL	Clear Release Time (Note 4)		25			ns	
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C	

Note 2:  $C_L$  = 15 pF,  $T_A$  = 25°C and  $V_{CC}$  = 5V.

Note 3:  $C_L$  = 50 pF,  $R_L$  = 2 k\Omega,  $T_A$  = 25°C and  $V_{CC}$  = 5V.

Note 4:  $T_A=25^\circ C$  and  $V_{CC}=5V.$ 

#### **Electrical Characteristics**

#### over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V
/ <sub>OL</sub> LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	v	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$			0.4	
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
н	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
IL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
os	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 6)	-20		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 7)		15	23	mA

Note 5: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I<sub>CC</sub> is tested with momentary ground, then 4.5V applied to CLOCK.

## **Switching Characteristics**


Symbol	Parameter	From (Input)	C <sub>L</sub> = 50 pF	Units	
		To (Output)	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency		20		MHz
t <sub>PLH</sub>	Propagation Delay Time	Clock to Any Q		26	
	LOW-to-HIGH Level Output			20	ns
t <sub>PHL</sub>	Propagation Delay Time	Clock to Any Q		35	
	HIGH-to-LOW Level Output				ns
t <sub>PHL</sub>	Propagation Delay Time	Clear to Any Q		38	
	HIGH-to-LOW Output			38	ns

Note 8: All typicals are at V\_{CC} = 5V, T\_A = 25^{\circ}C.


Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I<sub>CC</sub> is tested with momentary ground, then 4.5V applied to CLOCK.

#### **Timing Diagram**



www.fairchildsemi.com



www.fairchildsemi.com

5

