

October 1986 Revised June 2001

# DM74ALS646 Octal 3-STATE Bus Transceiver and Register

#### **General Description**

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74ALS646 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.

The enable  $\overline{G}$  and direction control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable  $\overline{G}$  pin is LOW, the direction pin selects which bus receives data. When the enable G pin is HIGH, both buses become disabled yet their input function is still enabled.

#### **Features**

- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses

#### **Ordering Code**


Order Number	Package Number	Package Description			
DM74ALS646WM M24B		24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
DM74ALS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2001 Fairchild Semiconductor Corporation

DS009172

## **Connection Diagram**




## **Function Table**

Inputs					Data I/O	(Note 1)	Operation or Function	
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation of Function
Х	Х	1	Х	Х	Х	Input	Not Specified	Store A, B Unspecified
Х	Х	Х	1	Х	Х	Not Specified	Input	Store B, A Unspecified
Н	Х	1	1	Х	Х	Input	Input	Store A and B Data
Н	Х	H/L	H/L	Х	Х	Input	Input	Isolation, Hold Storage
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to a Bus
L	L	Х	H/L	Х	Н	Output	Input	Stored B Data to a Bus
L	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
L	Н	H/L	Х	Н	Х	Input	Output	Stored A Data to B Bus

- H = HIGH Logic Level
  L = LOW Logic Level
  X = Don't Care (Either LOW or HIGH Logic Levels including transitions)
  H/L = Either LOW or HIGH Logic Level excluding transitions
- $\uparrow = \text{Positive going edge of pulse}$

Note 1: The data output functions may be enabled or disabled by various signals at the  $\overline{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

## **Logic Diagram**



## Absolute Maximum Ratings(Note 2)

Supply Voltage 7V

Input Voltage

Control Inputs 7V

I/O Ports 5.5V

Operating Free-Air Temperature Range  $0^{\circ}$ C to  $+70^{\circ}$ C Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C

Typical  $\theta_{JA}$ 

N Package 44.5°C/W

M Package 80.5°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### 00 F00 M

## **Recommended Operating Conditions**

Parameter	Min	Nom	Max	Units
Supply Voltage		5	5.5	V
HIGH Level Input Voltage				V
LOW Level Input Voltage			0.8	V
HIGH Level Output Current			-15	mA
LOW Level Output Current			24	mA
Clock Frequency			40	MHz
Pulse Duration, Clocks LOW or HIGH				ns
Data Setup Time, A before CAB or B before CBA (Note 3)	10↑			ns
Data Hold Time, A after CAB or B after CBA (Note 3)	0↑			ns
Free Air Operating Temperature			70	°C
	Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency Pulse Duration, Clocks LOW or HIGH Data Setup Time, A before CAB or B before CBA (Note 3) Data Hold Time, A after CAB or B after CBA (Note 3)	Supply Voltage  HIGH Level Input Voltage  LOW Level Input Voltage  HIGH Level Output Current  LOW Level Output Current  Clock Frequency  Pulse Duration, Clocks LOW or HIGH  Data Setup Time, A before CAB or B before CBA (Note 3)  Data Hold Time, A after CAB or B after CBA (Note 3)	Supply Voltage 5 HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency Pulse Duration, Clocks LOW or HIGH Data Setup Time, A before CAB or B before CBA (Note 3) 10 <sup>↑</sup> Data Hold Time, A after CAB or B after CBA (Note 3) 0 <sup>↑</sup>	Supply Voltage         5         5.5           HIGH Level Input Voltage         0.8           LOW Level Input Voltage         -15           LOW Level Output Current         -24           Clock Frequency         40           Pulse Duration, Clocks LOW or HIGH

Note 3: ↑ = With reference to the LOW-to-HIGH transition of the respective clock.

#### **Electrical Characteristics**

over recommended free air temperature range


Symbol	Parameter	$\begin{tabular}{ll} \textbf{Test Conditions} \\ \hline $V_{CC} = Min, \ I_I = -18 \ mA \end{tabular}$		Min	Тур	<b>Max</b> −1.2	Units V	
V <sub>IC</sub>	Input Clamp Voltage							
V <sub>OH</sub>	HIGH Level	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> - 2				
	Output Voltage	V <sub>CC</sub> = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		٧	
			I <sub>OH</sub> = Max	2			Ĭ	
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min	I <sub>OL</sub> = 12 mA		0.25	0.4		
	Output Voltage		I <sub>OL</sub> = 24 mA		0.35	0.5	V	
			$I_{OL} = 48 \text{ mA}$		0.35	0.5	İ	
I <sub>I</sub>	Input Current at Maximum	V <sub>CC</sub> = Max	I/O Ports, V <sub>I</sub> = 5.5V			100	μА	
	Input Voltage		Control Inputs, V <sub>I</sub> = 7V			100	μΑ	
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V (I$	Note 4)			20	μА	
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max,	Control Inputs			-200		
	Input Current	$V_1 = 0.4V$ , (Note 4)	I/O Ports			-200	μА	
Io	Output Drive Current	$V_{CC} = Max, V_{O} = 2.25V$	-30		-112	mA		
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max	Outputs HIGH		47	76		
			Outputs LOW		55	88	mA	
			Outputs Disabled		55	88	Ī	


Note 4: For I/O ports the 3-STATE output currents ( $I_{OZH}$  and  $I_{OZL}$ ) are included in the  $I_{IH}$  and  $I_{IL}$  parameters.

## Switching Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	From (Input)	Min	Max	Units
Cymbol	raiameter	Conditions	To (Output)	] """		
t <sub>PLH</sub>	Propagation Delay Time	$V_{CC} = 4.5V \text{ to } 5.5V,$	CBA or CAB	10	30	ns
	LOW-to-HIGH Level Output	$C_L = 50 pF$ ,	to A or B	10		
t <sub>PHL</sub>	Propagation Delay Time	$R_1 = R_2 = 500\Omega,$	CBA or CAB	5	17	ns
	HIGH-to-LOW Level Output	T <sub>A</sub> = Min to Max	to A or B	3		
t <sub>PLH</sub>	Propagation Delay Time		A or B to	5	20	ns
	LOW-to-HIGH Level Output		B or A	,	20	115
t <sub>PHL</sub>	Propagation Delay Time		A or B to	3	12	ns
	HIGH-to-LOW Level Output		B or A	3	12	115
t <sub>PLH</sub>	Propagation Delay Time		SBA or SAB			
	LOW-to-HIGH Level Output		to A or B	12	35	ns
	(with A or B LOW) (Note 5)					
t <sub>PHL</sub>	Propagation Delay Time	7	SBA or SAB			
	HIGH-to-LOW Level Output		to A or B	5	20	ns
	(with A or B LOW) (Note 5)					
t <sub>PLH</sub>	Propagation Delay Time		SBA or SAB			
	LOW-to-HIGH Level Output		to A or B	6	25	ns
	(with A or B HIGH) (Note 5)					
t <sub>PHL</sub>	Propagation Delay Time		SBA or SAB			
	HIGH-to-LOW Level Output		to A or B	5	20	ns
	(with A or B HIGH) (Note 5)					
t <sub>PZH</sub>	Output Enable Time		G to			
	to HIGH Level Output		A or B	3	17	ns
t <sub>PZL</sub>	Output Enable Time		G to			
TZL	to LOW Level Output		A or B	5	20	ns
t	Output Disable Time	$\dashv$	G to			
t <sub>PHZ</sub>	from HIGH Level Output		A or B	1	10	ns
	· '	<del></del>				
t <sub>PLZ</sub>	Output Disable Time		G to	2	16	ns
	from LOW Level Output		A or B			
t <sub>PZH</sub>	Output Enable Time		DIR to	6	30	ns
	to HIGH Level Output		A or B			
t <sub>PZL</sub>	Output Enable Time		DIR to	5	25	ns
	to LOW Level Output		A or B			
t <sub>PHZ</sub>	Output Disable Time		DIR to	1	10	ns
	from HIGH Level Output		A or B			
t <sub>PLZ</sub>	Output Disable Time		DIR to	2	16	ns
	from LOW Level Output		A or B	_		

Note 5: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com