Revised February 2000

September 1986

# DM74ALS09 Quad 2-Input AND Gate with Open Collector Outputs

## **General Description**

FAIRCHILD

SEMICONDUCTOR

This device contains four independent gates, each of which performs the logic AND function. The open-collector outputs require external pull-up resistors for proper logical operation.

**Pull-Up Resistor Equations** 

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_3\left(\mathsf{I}_{\mathsf{IL}}\right)}$$

Where:

:  $N_1 (I_{OH}) =$  total maximum output HIGH current for all outputs tied to pull-up resistor  $N_2 (I_{H}) =$  total maximum input HIGH current for all inputs tied to pull-up resistor

 $N_3 \left( I_{IL} \right) =$  total maximum input LOW current for all inputs tied to pull-up resistor

# Features

- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts


### **Ordering Code:**

Order Number	Imber Package Number Package Description			
DM74ALS09M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow		
DM74ALS09N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

DS006179

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation

### **Function Table**

$\mathbf{Y} = \mathbf{A}\mathbf{B}$					
Inputs		Output			
Α	В	Y			
L	L	L			
L	Н	L			
н	L	L			
Н	Н	Н			

H = HIGH Logic Level L = LOW Logic Level

www.fairchildsemi.com

## Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
HIGH Level Output Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical $\theta_{JA}$	
N Package	86.5°C/W
M Package	116.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage			5.5	V
I <sub>OL</sub>	LOW Level Output Current			8	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

## **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.5	V
I <sub>OH</sub>	HIGH Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$	$V_{CC} = 4.5V, V_{OH} = 5.5V$			100	μA
V <sub>OL</sub>	LOW Level	$V_{CC} = 4.5V$	I <sub>OL</sub> =4 mA		0.25	0.4	V
	Output Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	V
I <sub>I</sub>	Input Current @ Max	V <sub>CC</sub> = 5.5V, V <sub>IH</sub> = 7V				0.1	mA
	Input Voltage	vec = 5.5 v, v <sub>H</sub> = 7 v				0.1	
IIH	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		1.3	2.4	mA
			Outputs LOW		2.2	4	mA

#### **Switching Characteristics**

over recommended operating free air temperature range.

Symbol	Parameter	Conditions	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V$ to 5.5V R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 50 pF	23	54	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		5	15	ns

www.fairchildsemi.com



www.fairchildsemi.com

3

