## FAIRCHILD

SEMICONDUCTOR TM

# DM74ALS576A Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

### **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS576A are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the  $\overline{Q}$  outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

### Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly


# DM74ALS576A Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

0		
Order Number	Package Number	Package Description
DM74ALS576AWM (Note 1)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74ALS576SJX	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS576AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Note 1: Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**

**Ordering Code:** 





### **Function Table** Logic Diagram OUTPUT 1 Control Output Clock D Output Q Control Н L L î $\uparrow$ Н 10 \_\_\_\_2 L L D ČK $\overline{\mathsf{Q}}_0$ Х L L н Х Х Ζ $\begin{array}{c} & & \\ L = LOW State \\ H = HIGH State \\ X = Don't Care \\ \widehat{T} = Positive Edge Transition \\ Z = High Impedance State \\ \overline{Q}_0 = Previous Condition of \overline{Q} \end{array}$ 2D — Νīκ 3D -D CK 40 -D CK 5D <u>6</u> Ĉĸ 60 -70 -8D **b** пк CLOCK -11 ₽Þo

<u>19</u> 10

18 20

<u>17</u> 30

<u>16</u> 40

15 5Q

14 6Q

<u>13</u> 70

12 8Q

www.fairchildsemi.com

2

### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C
Typical θ <sub>JA</sub>	
N Package	56.0°C/W
M Package	75.0°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
ОН	HIGH Level Output Current				-2.6	mA
OL	LOW Level Output Current				24	mA
fclock	Clock Frequency		0		30	MHz
tw	Width of Clock Pulse	HIGH	16.5			ns
		LOW	16.5			- 115
t <sub>su</sub>	Data Setup Time (Note 3)		15↑			ns
<sup>t</sup> H	Data Hold Time (Note 3)		0↑			ns
Γ <sub>A</sub>	Free Air Operating Temperature		0		70	°C

### **Electrical Characteristics**

Symbol	Parameter	Conditions $V_{CC} = 4.5V$ , $I_1 = -18$ mA		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage					-1.2	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$ $I_{OH} = Max$		2.4	3.2		V
		$V_{CC} = 4.5V$ to 5.5V	I <sub>OH</sub> = -400 μA	V <sub>CC</sub> – 2			V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	I <sub>OL</sub> = 24 mA		0.35	0.5	V
I <sub>I</sub>	Input Current @ Maximum Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
I <sub>O</sub>	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I <sub>OZH</sub>	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 2.7V$				20	μΑ
I <sub>OZL</sub>	OFF-State Output Current LOW Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_O = 0.4V$				-20	μA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		10	18	mA
		Outputs OPEN	Outputs LOW		15	24	mA
			Outputs Disabled		16	30	mA

◄
ശ
N
ŝ
S
∢
4
5

# Switching Characteristics

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			30		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$R_L = 500\Omega$ $C_L = 50 \text{ pF}$	Clock	Any Q	4	14	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Any Q	4	14	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output		Output Control	Any Q	4	18	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output		Output Control	Any Q	4	18	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	10	ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level Output		Output Control	Any Q	3	15	ns

www.fairchildsemi.com

