DM74ALS541 Octal Buffer and Line Driver with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

This octal buffer and line driver is designed to have the performance of the DM74ALS240A series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances circuit board layout. The 3-STATE control gate is a 2-input NOR such that if either G1 or G2 is HIGH, all eight outputs are in the high impedance state.

Features

Advanced oxide-isolated ion-implanted Schottky TTL process

October 1986

Revised February 2000


- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Data flow-thru pinout (all inputs on opposite side from outputs)
- P-N-P Inputs reduce DC loading

Ordering Code:

Order Number	Package Number	Package Description
DM74ALS541WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS541SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS541N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available i	n Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Input			Output
G1	G2	Α	Y
Н	Х	Х	Hi-Z
Х	н	Х	Hi-Z
L	L	L	L
L	L	Н	Н

H = HIGH Logic Level

Function Table

L = LOW Logic Level X = Don't Care (Either LOW or HIGH Logic Level) Hi-Z = High Impedance (OFF) State

© 2000 Fairchild Semiconductor Corporation DS009171

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage: Control Inputs	7V
Voltage Applied to a Disabled	
3-STATE Output	5.5V
Operating Free-Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	58.5°C/W
M Package	77.5°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{ОН}	HIGH Level Output Current			-15	mA
I _{OL}	LOW Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended free air temperature range

Symbol	Parameter	Test Cond	Test Conditions		Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V$ to 5.5V	I _{OH} = -0.4 mA	V _{CC} – 2			
	Output Voltage	V _{CC} = Min	I _{OH} = -3 mA	2.4	3.2		V
			I _{OH} = Max	2			
V _{OL}	LOW Level	$V_{CC} = Min$	I _{OL} = 12 mA		0.25	0.4	mA
	Output Voltage		I _{OL} = 24 mA		0.35	0.5	
l _l	Input Current at Maximum	$V_{CC} = Max, V_1 = 7V$				100	μA
	Input Voltage	$v_{\rm CC} = max$, $v_{\rm I} = rv$				100	μΑ
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-100	μΑ
I _{OZH}	HIGH Level 3-STATE	$V_{CC} = Max, V_{O} = 2.7V$				20	μA
	Output Current	$v_{\rm CC} = 10100, v_{\rm O} = 2.7$ v					
I _{OZL}	LOW Level 3-STATE	$V_{CC} = Max, V_{O} = 0.4V$				-20	μA
	Output Current	$v_{\rm CC} = 1000x, v_{\rm O} = 0.4v$				-20	μΛ
lo	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
I _{CC}	Supply Current	V _{CC} = Max	Outputs HIGH		6	14	
			Outputs LOW		15	25	mA
			Outputs Disabled		13.5	22	

www.fairchildsemi.com

Symbol	Parameter	Conditions	From (Input)	Min	Max	Units
+	Propagation Dalay Time		To (Output)			<u> </u>
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V$ to 5.5V, $R_1 = R_2 = 500\Omega$,	A to Y	4	14	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C _L = 50 pF	A to Y	2	10	ns
t _{PZH}	Output Enable Time to HIGH Level Output		G to Y	5	15	ns
t _{PZL}	Output Enable Time to LOW Level Output		G to Y	8	20	ns
t _{PHZ}	Output Disable Time from HIGH Level Output		G to Y	1	10	ns
t _{PLZ}	Output Disable Time from LOW Level Output		G to Y	2	12	ns

DM74ALS541

www.fairchildsemi.com

